Si7013EVB-UDP-M3L1
S i 7 0 1 3 E V B - U D P - M 3 L 1 U s e r ’s G u i d e
1. Introduction
This user's guide describes the hardware and software included with the Si7013EVB-UDP and
Si7013EVB-UDP-M3L1 evaluation kits. This user's guide is included in the evaluation kit. The Si7013EB-UDP port
header card contains an Si7013 sensor. The port header card plugs into a Unified Development Platform (UDP)
SiM3L1xx 32-bit MCU card with Multiplexed LCD (SiM3L1xxLCD-B-DK).
The Si7013EVB-UDP-M3L1 evaluation kit serves as a demonstration of the Si7013 Digital Humidity and
Temperature Sensor combined with the SiM3L1xx High-Performance, Low-Power, 32-Bit Precision32™ MCU
functioning as a battery operated temperature/humidity data logger. It includes the software running on the
SiM3L1xx MCU as well as a PC-based application used to configure the data logger and retrieve the data.
In addition to being a demonstration of and an example design for a low-power data logger, this evaluation kit
contains the hardware and software needed to begin the development of virtually any application designed around
the Si7013 and SiM3L1xx.
The two main hardware components of Si7013EVB-UDP-M3L1 kit are:
UDP
SIM3L1XX-LCD MCU Unified Development Platform (UDP) SiM3L1xx MCU card with multiplexed
LCD
Si7013EB-UDP port header card
Note:
Si7013EB-UDP refers to the board, and Si7013EVB-UDP refers to the kit.
The port header card contains an Si7013 sensor; it plugs into the MCU card, which acts as the system
motherboard. The Si7013EVB-UDP-M3L1 kit also includes a CD containing software and documentation, including
this manual.
2. Hardware Description
Figure 1 shows the Si7013EB-UDP plugged into an SiM3L1xx MCU card (SiM3L1xxLCD-B-DK). Figure 2 is a
close-up of the Si7013EB-UDP port header card. As will be explained in more detail below, the Si7013EB-UDP can
be used with other Silicon Laboratories unified development platforms.
The Si7013 temperature and humidity sensor uses the standard I
2
C communications protocol. This two-wire
bidirectional bus has a clock signal, “SCL”, and a bi-directional data line, “SDA”. For more information about the
Si7013 and its I
2
C interface, refer to the Si7013 data sheet. Two independent I
2
C buses are implemented on the
port header card - one for the on-board Si7013 and one for an optional “postage stamp” size evaluation board
connected via a flex cable. Figure 3 shows an external “postage stamp” size evaluation board for the Si7013,
Si7020, or Si7021. The “postage stamp” size evaluation boards and a 3-foot, flat, flexible cable are included with
the Si7013USB-DONGLE evaluation kit and can be ordered separately.
Rev. 0.2 9/13
Copyright © 2013 by Silicon Laboratories
Si7013EVB-UDP-M3L1
Si7013EVB-UDP-M3L1
2.1. Si7013EB—UDP Schematics and BOM
Figure 4 shows the schematics of the Si7013EB-UDP port header card. VDD is connected to port pin 17 and GND
is connected to port pin 16. This is the standardized location for power and ground on Silicon Laboratories UDP
port headers. For port headers with only 8 port pins, the card can be offset with power and ground pins connecting
properly and pins 1–8 of the Si7013EB-UDP overhanging.
By default, the on board Si7013 (U1) connects SDA to port pin P1.5, SCL to P1.6 and CS to P1.7. There is an
optional 6 pin flat flexible header connector J2 that can connect to an external “postage stamp” size evaluation
board for the Si7013, Si7020, or Si7021. The “postage stamp” size evaluation boards and a 3-foot flat flexible cable
are included with the Si7013USB-DONGLE evaluation kit and can be ordered separately. The optional postage
stamp evaluation boards would have SDA connect to port pin 1.3 SCL to P1.4 and CS to P1.2. The BOM for the
Si7013EB-UDP is shown in Table 1.
Table 1. Si7013-UDP Bill of Materials
Qty
1
3
1
1
Ref
C1
C2, C3
J2
J3
Value
4.7uF
0.1uF
FH12
CONN
SOCKET
2x9
10K
2K
0
1/16 W
1/16 W
1A
±5%
±5%
Rating
6.3 V
0V
Tol
±20%
±20%
Type
X5R
X7R
FH12
Socket
PCB
Footprint
C0603
C0402
CONN6N-FPC/
FFC-P0.5
Mfr Part Number
C0603X5R6R3-475M
C0402X7R160-104M
FH12-6S-0.5SH(55)
SSW-109-02-F-D-RA
Mfr
Venkel
Venkel
Hirose
Samtec
3
2
10
R1, R2, R13
R3, R4
R5, R6, R7,
R8, R9, R10,
R11, R12,
R15, R16
R14
ThickFilm
ThickFilm
ThickFilm
R0402
R0402
R0402
CR0402-16W-1002J
CR0402-16W-2001J
CR0402-16W-000
Venkel
Venkel
Venkel
1
10K
NTC
thermistor
Humidity
R0603
NCP18XH103F03RB
Murata
1
U1
Si7013
QFN24
4x4P0.5
Si7013-A-GM1
Silicon
Labs
Rev. 0.2
3
Si7013EVB-UDP-M3L1
2.3. Extending Battery Life
The data logger demo will work for several days on a fresh battery once disconnected from the PC. At the default
sample rate of once per two minutes, the 8192 point storage buffer will fill at about 11.4 days; so, generally, the
buffer will not fill before the battery runs out.
In a real application where it might be desirable to extend battery life and record data for longer time periods, the
following steps are recommended:
1. Reduce the interval between samples so the buffer will not fill during the time period desired.
2. Although powered down, the USB interface and level translators (U4 and U5 of the SiM3L1xx MCU Card
with Multiplexed LCD MCU) consume power and are not needed in operation. (See Figure 12 of the
SiM3L1xx LCD User’s Guide.) These can be disconnected from the power supply except when the data
log is being read or configured.
Rev. 0.2
5
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
