ISDB-T and DVB-T/C/S/S2/S2X Demodulator
Description
Features
-
Pin-to-pin compatible with all Si216x/8x single demods family
-
API compatible with all single and dual demods families
-
ISDB-T (ABNT NBR 16.601 and 15.604)
-
6, 7, and 8 MHz bandwidth
-
Partial reception supported
-
AC1 and AC2 decoding
-
DVB-S2 (ETSI EN 302 307-1 V1.4.1)
-
QPSK/8PSK demodulator
-
DVB-S2X (ETSI EN302 307-2 V1.1.1)
-
QPSK/8PSK, 8/16/32APSKdemodulator
-
Roll-off factors from 0.05 to 0.35
-
DVB-T (ETSI EN 300 744)
-
OFDM demodulator and enhanced FEC decoder
-
NorDig Unified 2.5 and D-Book 8 compliant
-
DVB-C (ETSI EN 300 429) and ITU-T J.83 Annex A/B/C
-
QAM demodulator and FEC decoder
-
1 to 7.2 MSymbol/s
-
DVB-S and DSS supported
-
QPSK demodulator and enhanced FEC decoder
-
1 to 45 MSymbol/s for all satellite standards (<40 MSps in
-
-
-
-
-
-
-
-
-
-
32APSK)
LDPC and BCH FEC decoding for S2 standard
I
2
C serial bus interfaces (master and host)
Firmware control (embedded ROM/NVM)
Upgradeable with patch download via I
2
C or fast SPI
Flexible TS output interface (serial, parallel, and slave)
DiSEqC
TM
2.0 interface and Unicable
TM
support for satellite
Fast lock times for all media
Low power consumption
Two power supplies: 1.2 and 3.3 V
7x7 mm, QFN-48 pin package, Pb-free/RoHS compliant
Si2181-B60
The Si2181 integrates digital demodulators for the Japanese and
South American terrestrial ISDB-T standard and for all first and
second generation DVB standards (DVB-T/C/S/S2 and S2X) in a
single advanced CMOS die. Leveraging Silicon Labs' proven
digital demodulation architecture, the Si2181 achieves excellent
reception performance for each media while significantly
minimizing front-end design complexity, cost, and power
dissipation. Connecting the Si2181 to a hybrid TV tuner or digital
only tuner, such as Silicon Labs' Si217x/5x/4x devices, results in a
high-performance and cost optimized TV or STB front-end
solution.
Leveraging significant field experience in DVB terrestrial
demodulation (DVB-T), Silicon Labs’ internally-developed ISDB-T
demodulator can accept standard or low-IF inputs (differential) and
complies with the Brazilian SBTVD-T terrestrial specifications
(ABNT NBR 16.601 and 15.604). Main features include fast
channel scan, very short lock times, state of the art CCI
performance, partial reception, and auxiliary channels decoding.
DVB-T, DVB-C, and DVB-S2/S demodulators are next-generation
enhanced versions of proven and broadly-used Silicon Labs’
Si2169/68/67/66/64/62/60 devices.
The satellite reception allows demodulating widespread DVB-S,
DIRECTV™ (DSS), DVB-S2, DIRECTV™ (AMC) legacy
standards, and new Part II of DVB-S2 (S2X) satellite broadcast
standard. A zero-IF interface (differential) allows for a seamless
connection to market proven satellite silicon tuners. Si2181
embeds DiSEqC
TM
2.0 LNB interface for satellite dish control and
an equalizer to compensate for echoes in long cable feeds from
the antenna to the satellite tuner input.
The cable reception allows demodulating widely deployed DVB-C
legacy standard (ITU-T J.83 Annex A/C) and the Americas' cable
standard (ITU-T J.83 Annex B).
The Si2181 offers an on-chip blind scan algorithm for DVB-S/S2/
S2X and DVB-C standards, as well as a blind lock function. The
Si2181 programmable transport stream output interface provides a
flexible range of output modes and is fully compatible with all
MPEG decoders or conditional access modules to support any
customer application.
DISEQC_OUT
Applications
-
iDTV: on-board design or in a NIM
-
Advanced multimedia STB, PVR, and Blu-ray recorders
-
PC-TV accessories
DISEQC_IN
1.2, 3.3V
RESETB
DiSEqC
TM
2.0
DSP &
SYNCHRO
x(A)PSK
QAM
DEMOD
OFDM
DEMOD
EQUAL-
IZER
CTRL
GPIO_0
GPIO
TS_ERR/
GPIO_1
INTERFACE
QPSK/8PSK/xAPSK
MP_C/_D (Sat.)
MP_A/_B (T & C)
Silicon Labs
TC_ADC_P
TC_ADC_N
Ext. Clk or Xtal
AGCs
EQUAL-
IZER
LDPC
BCH
8
TV Tuner
(Si217x/5x/4x)
ADC
OSC
& PLL
DVB-T/C/S2/S
and ISDB-T FEC MODULE
Si2181
I
2
C
I/F
HOST_SDA
HOST_SCL
CLK_IN_OUT
TUN_SDA
TUN_SCL
I
2
C
SWITCH
Digital Demodulator
Copyright © 2015 by Silicon Laboratories
HDTV MPEG S.o.C.
FRONT
END
MPEG TS
Satellite
ZIF Tuner
S_ADC_IP
S_ADC_IN
S_ADC_QP
S_ADC_QN
ADC (I)
ADC (Q)
VITERBI
RS
TS_SYNC
TS_VAL
TS_CLK
TS_DATA
11.5.15
ISDB-T and DVB-T/C/S/S2/S2X Demodulator
Selected Electrical Specifications
(T
A
= –10 to 75 °C)
Parameter
General
Input clock reference
Supported XTAL frequency
ISDB-T
1
DVB-T
2
Total power consumption
DVB-C
3
DVB-S2
4
DVB-S
5
Thermal resistance
Power Supplies
V
DD
_
VCORE
V
DD
_
VANA
V
DD
_
VIO
1.14
3.00
3.00
1.20
3.30
3.30
1.30
3.60
3.60
V
V
V
2 layer PCB
4 layer PCB
—
—
—
—
—
—
4
16
—
—
168
182
142
421
230
35
23
—
—
—
—
—
—
30
30
MHz
MHz
mW
mW
mW
mW
mW
°C/W
°C/W
Test Condition
Min
Typ
Max
Unit
Si2181-B60
Notes:
1.
Test conditions: 8K, 64-QAM, CR = 7/8, GI = 1/32, 13 segments
2.
Test conditions: 8 MHz, 8K FFT, 64-QAM, parallel TS.
3.
Test conditions: 6.9 Mbaud, 256-QAM, parallel TS.
4.
Test conditions: 32 Mbaud, CR = 3/5, 8PSK, pilots On, parallel TS, C/N at picture failure.
5.
Test conditions: 30 Mbaud, CR = 7/8, parallel TS, at QEF: BER = 2 x 10
–4
.
Pin Assignments
TS_ERR/GPIO_1
26
XTAL_I/CLK_IN
VDD_VCORE
TS_DATA[7]
25
24 TS_DATA[6]
23 TS_DATA[5]
22 VDD_VIO
21 GND
20 VDD_VCORE
19 TS_DATA[4]
18 TS_DATA[3]
17 TS_DATA[2]
16 TS_DATA[1]
15 TS_DATA[0]/TS_SER
14 TS_CLK
13 TS_SYNC
1
MP_A
2
MP_B
3
GPIO_0
4
DISEQC_CMD
5
DISEQC_IN
6
DISEQC_OUT
7
VDD_VCORE
8
GND
9
VDD_VIO
10
SCL_HOST
11
SDA_HOST
12
TS_VAL
VDD_VANA
RESETB
XTAL_O
ADDR
MP_D
MP_C
29
36
S_ADC_IP 37
S_ADC_IN 38
S_ADC_QP 39
S_ADC_QN 40
TC_ADC_P 41
TC_ADC_N 42
NC 43
CLK_IN_OUT 44
SDA_MAST 45
SCL_MAST 46
GND 47
VDD_VCORE 48
GND
35
34
33
32
31
30
28
Si2181
(GND_PAD)
QFN-48
7x7mm
Selection Guide
Part Number
Si2181-B60-GM
Digital Demodulator
Description
ISDB-T and DVB-T/C/S/S2/S2X Demodulator, 7x7 mm QFN-48
Copyright © 2015 by Silicon Laboratories
11.5.15
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders
GND
27
无线连接
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
