Integrated Lock Protection circuit with auto-recovery
•
Output Lock Protection signal (RD pin) / Output 1-hole FG signal (FG pin)
Specifications
Absolute Maximum Ratings
at Ta = 25°C
Parameter
Maximum Supply voltage
Maximum VG voltage
Maximum RD/FG pin voltage
Maximum RD/FG pin current
Maximum Output pin voltage1
Maximum Output pin voltage2
Maximum Output pin current
Maximum Input pin voltage
Maximum VREG pin current
Allowable power dissipation2
Operating temperature
Storage temperature
Junction temperature
Symbol
VCC max
VG max
VFG max
IFG max
VO max1
VO max2
IO max
VL max
IVREG max
Pd max
Topr
Tstg
Tj max
VCC pin
VG pin
RD, FG pin
RD, FG pin
UH, VH, WH pin
UL, VL, WL pin
UH, VH, WH, UL, VL, WL pin
SOSC, LIM, VCTL, PWMOSC, CSDOSC
VREG pin
Mounted on a board.
*1
Conditions
Ratings
18
23
18
5
23
6
30
6
5
1.2
– 40 to 95
– 55 to 150
150
Unit
V
V
V
mA
V
V
mA
V
mA
W
deg.
deg.
deg.
*1: Specified board: 76.1mm x 114.3mm x 1.6mm, glass epoxy board
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating
Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
ORDERING INFORMATION
See detailed ordering and shipping information on page 13 of this data sheet.
Semiconductor Components Industries, LLC, 2013
July, 2013
72413NK 20130626-S00001 No.A2205-1/14
LV8850GA
Recommended Operating Conditions
at Ta = 25°C
Parameter
Operating voltage
Operating supply voltage
VG pin voltage range
Pin voltage range
Output current range
Input PWM frequency range
*4
Symbol
VCC
VCCOP
VG
VL
IO
f(PWM)
VCC pin
VCC pin
*2
Conditions
Ratings
min
typ
12
4
16
21
0
0
20
VREG
25
60
max
Unit
V
V
V
V
mA
kHz
VG pin (VCC+7V)
*3
SOSC, LIM, VCTL, PWMOSC, CSDOSC
SOFTST, CTLSW, SYNSEL, F/R pin
UL, VL, WL, UH, VH, WH pin
*2: When the voltage of VCC is reduced, the speed might not be controllable properly depending on settings.
*3: For VG pin, be applied either VCC+7V or 21V, whichever is lower.
*4: Make sure to adjust it according to External-FETs and types of Motor and maximum rotation speed.
Electrical Characteristics
at Ta
=
25°C, VCC = 12V
Parameter
Supply current
Internal oscillation circuit
Oscillation frequency
f(MOSC)
*5
Symbol
ICC
Conditions
DC input mode, PWM=100%
Ratings
Min
7
typ
10
max
13
Unit
mA
8
10
12
MHz
Constant voltage output (VREG pin)
Output voltage1
Load fluctuation
Charge pump output (VG pin)
Output voltage
Output block
On-resister of Upper-Tr
in H-side
On-resister of Lower-Tr
in H-side
On-resister of Upper-Tr
in L-side
On-resister of Lower-Tr
in L-side
Input bias current
Gain
0% duty input voltage
Max duty input voltage
*6
VVREG
ΔV
REG
VVG
Io = -5 to 0 mA
3.6
4.0
4.2
100
V
mV
Vcc+7
V
RONHH
RONHL
RONLH
RONLL
Io=-10mA
Io=10mA
Io=-10mA
Io=10mA
25
40
40
25
40
60
60
40
Ω
Ω
Ω
Ω
VCTL amplifier (VCTL pin) at DC input mode (CTLSW pin=High)
IB (CTL)
G (CTL)
VIN1 (CTL)
VIN2 (CTL)
3.0
1.35
–1
0.57
3.2
1.55
3.4
1.75
1
uA
V/V
V
V
During direct PWM input (VCTL pin) at PWM input mode (CTLSW pin=Low)
High level input voltage
Low level input voltage
VIH (PWM)
VIL (PWM)
Out transistor ON
Output transistor OFF
VREG – 1
0
VREG
1
V
V
Input mode select pin (CTLSW pin)
High level input voltage
Low level input voltage
VIH(CTLSW)
VIL(CTLSW)
DC input mode
PWM input mode
VREG – 1
0
VREG
1
V
V
Internal PWM oscillator (PWMOSC pin)
High level output voltage
Low level output voltage
Charge/ discharge current
VOH (PWM)
VOL (PWM)
I (PWM)
*7
2.7
1.75
2.5V
±30
3.0
2.0
±45
3.3
2.25
±60
V
V
uA
Forward / Reverse switch (F/R pin)
High level input voltage
Low level input voltage
VIH (FR)
VIL (FR)
Energization: UOUT -> VOUT -> WOUT
Energization: UOUT -> WOUT -> VOUT
VREG – 1
0
VREG
1
V
V
Continue to the next page
No.A2205-2/14
LV8850GA
Continue from the former page
Parameter
Symbol
Conditions
Ratings
Min
typ
max
Unit
Synchronous rectification switch (SYNSEL pin)
*11
High level input voltage
Low level input voltage
FG, RD output (FG pin, RD pin)
Low level output voltage
Maximum FG frequency
*9
*8
VIH (SYN)
VIL (SYN)
Synchronous rectification control is disabled
Synchronous rectification control is enabled
VREG – 1
0
VREG
1
V
V
VFG
f (FG)
FG, RD pin. Io = 2mA
*10
0.3
600
V
Hz
Current limiter circuit (RF pin)
Limiter voltage
Lock protection (CSDOSC pin)
High level output input
Low level output input
Charge current
Discharge current
Ratio of charge and discharge
VOH (CSD)
VOL (CSD)
IC (CSD)
ID (CSD)
RI (CSD)
1.7
0.25
– 4.5
0.25
8
1.9
0.40
– 3.5
0.35
10
2.1
0.55
– 2.5
0.45
12
V
V
uA
uA
uA/uA
VRF
RF = 0.2 ohm, limit current: 1.05A
0.18
0.21
0.23
V
Internal Start-Up oscillator (SOSC pin)
High level output input
Low level output input
Charge/ discharge current
SOFT start (SOFTS pin)
SOFT start cancel voltage
SOFTS charge current
VIH(STS)
I(STS)
0.9
0.35
1.2
0.50
1.45
0.65
V
uA
VOH (SOSC)
VOL (SOSC)
I (SOSC)
0.9
0.45
±3.5
1.1
0.60
±5
1.3
0.75
±6.5
V
V
uA
Overheat protection circuit (thermal shutdown)
Operating temperature
Hysteresis temperature
TSDON
ΔTSD
Design guarantee
*10
Design guarantee
*10
160
20
deg.
deg.
*5: For VREG pin, it can be used for only internal and setting of this IC, not for power supply.
*6: For VG pin, be applied either VCC+7V or 21V, whichever is lower. And it can not be for power supply.
*7: Do not switch R/F pin during motor rotation. This may damage the IC and the motor.
*8: For FG, RD output pins, it is recommended to connect pull-up resistor between the pins and power supply of the controller.
*9: Be limited by External-FETs and types of Motor.
*10: Design guarantee: Signifies target value in design. These parameters are not tested in an independent IC.
*11: For heat reduction and higher efficiency, this IC uses synchronous rectification by setting the “SYSNSEL”-pin. However, it may increase supply voltage
under usage conditions:
* When output duty is reduced rapidly.
* PWM input frequency is low. And other.
The above behavior depends on inserting a diode for protection against reverse connection, a bypass capacitor value between power supply and GND
and FAN motor. Please confirm it enough. If the supply voltage shall increase, make sure that it does not exceed the maximum ratings with the following
measures:
*Select an optimal capacitor between power supply and GND.
*Insert a zener diode between power supply and GND.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
