The LA73076V is a low voltage drive (2.7V to 3.6V) video driver developed for portable appliances including digital
video cameras, digital still cameras and cell phones. It incorporates a minus-voltage generator that allows the
LA73076V to generate its output with the pedestal voltage set to 0V, so that no output coupling capacitor is required.
This enables substantial reduction in mounting space without concerned about V-sag.
Features
•
Output coupling capacity not required
•
Low-voltage drive (VCC = 2.7V to 3.6V)
• Νο
V-sag
•
Sextic LPF incorporated (fc = 10MHz)
•
6dB amplifier
•
Current drain of 0μA in the standby mode
•
Output drive capable of covering maximum 75Ω output, one channel
Specifications
Maximum Ratings
at Ta = 25°C
Parameter
Maximum supply voltage
Allowable power dissipation
Operating temperature
Storage temperature
Symbol
VCC max
Pd max
Topr
Tstg
Ta
≤
80°C, *Mounted on a specified board
Conditions
Ratings
4.0
220
-20 to +80
-55 to +150
Unit
V
mW
°C
°C
*: Mounted on a specified board: 114.3mm×76.1mm×1.6mm, glass epoxy
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating
Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
Semiconductor Components Industries, LLC, 2013
July, 2013
90507 TI IM B8-8590 No.A0911-1/7
LA73076V
Recommended Operating Conditions
at Ta = 25°C
Parameter
Recommended Operating supply voltage
Operating supply voltage range
Symbol
VCCSTD
VCCRANGE
Conditions
Ratings
3.1
2.7 to 3.6
Unit
V
V
Electrical Characteristics
at Ta = 25°C, VCC = 3.1V
Parameter
Current dissipation part
Current dissipation 1 (Non-signal active mode)
Current dissipation 2 (Non-signal active mode)
Current dissipation 3 (Standby mode)
Control terminal part
Stand-by control pin H voltage
(SET = STANDBY MODE)
Stand-by control pin L voltage
(SET = ACTIVE MODE)
Output control pin H voltage range
(SET=MIX_OUT)
Output control pin M voltage range
(SET=Y,C_OUT)
Output control pin L voltage range
(SET=ALL_OUT)
SW, MUTE control pin voltage range
(SET=MUTE MODE)
SW, through control pin voltage range
(SET=through MODE)
Y-in
Voltage gain
Freq. characteristics
VGainY
Vf7.2Y
Vf20Y
Allowable sync input level
C-in
Voltage gain
Freq. characteristics
Vgainc
Vf20C
VCIN = 350mVp-p
f = 4MHz/20MHz
5.7
6.2
6.7
-25
dB
dB
VIN-Sync
100% white VYIN = 1Vp-p
f = 100kHz/7.2MHz
f = 100kHz/20MHz
VYIN = Black burst, Output R conditions
Mix_out: 150Ω, Y_out: 150Ω
200
5.7
-1.0
6.2
0
6.7
+1.0
-30
dB
dB
dB
mVp-p
VSW_THR
VSW_MUTE
VOUT_ALL
VOUT_YC
VOUT_M
VTH-STBY-L
VTH-STBY-H
2 pin voltage range at which
ICC
≤
5μA
2 pin voltage range at which
ICC
≥
5μA
Voltage in which only output of
MIX is selected
Voltage in which output of Y and C
is selected
Voltage in which all outputs are
selected
As for this voltage, SW selects
MUTE
As for this voltage, SW selects
through
VCC-0.5
GND
2.2
1.5
GND
VCC-0.5
GND
VCC
0.5
VCC
1.7
0.5
VCC
0.5
V
V
V
V
V
V
V
ICC
ICC2
ICC-STBY
2pin = Low, Input = White50%
2pin = Low, Input = No signal
2pin = High
25
10.0
37
14
0
44
17.5
5.0
mA
mA
μA
Symbol
Conditions
Ratings
min
typ
max
Unit
Package Dimensions
unit : mm (typ)
3178B
5.2
16
9
4.4
6.4
1
0.65
(0.33)
8
0.15
0.22
1.5max
SANYO : SSOP16(225mil)
0.1
(1.3)
0.5
No.A0911-2/7
LA73076V
Pin Assignment, Pin Function Diagram and Block Diagram
Control
PIN2
L
PIN1
L(GND)
M(OPEN)
×
H
H(OPEN)
*
×
×
×
×
×
OUT
MIX
Y
C
Active
(Input signal)
Signal
→
ON
No signal
→
OFF
Standby
→
OFF
(Note 1)
The wiring from MIX-OUT(13Pin),
Y_OUT(Pin15) to 75Ω must be as
shortened as possible.
VCC
S-CTL
1
P-SAV-CTL
TDK
C1608 JB 1C 104k
75Ω 0.1μF
DR
DR
DR
16
A-GND
2
15
Y-OUT 75Ω
←
0V
6dB
6dB
6dB
3
PIN4
H
C(PIN3)
MUTE
VCC
C-OUT
14
VCC_A
75Ω
VCC
L(OPEN) through
TDK
C1608 JB 1C 104k
from DAC
TDK
C1608 JB 1C 105k
4
C-MUTE-CTL
0.1μF
LPF
13
←
0V
MIX-OUT
VCC_NVG
5
C-IN
1μF
SW
MUTE
DC
12
TDK
C1608 JB 1C 475k
4.7μF
6
RIP-FIL
11
LPF
-VCC 4.7μF
(Note 2)
Position the decoupling
capacitor of VCC-GND
as near as possible to
this
IC.
1
μF
from DAC
Y-IN
TDK
C1608 JB OJ 475k
7
TDK
C1608 JB 1C
105k
CLAMP
Negative
Voltage
Generator
REG
10
ND
(Note 3)
The wiring from C-OUT
(3Pin), C-IN(5Pin), Y-IN
(7Pin) to 75Ω must be as
shortened as possible.
8
GND
(Note 5)
Use the input capacity value within a range of
0.1μF to 1μF while checking the sag
condition of the output waveform.
(Note 4)
For these two capacities;
TDK
C1608 JB 1C 225k
Temperature
9
characteristic B rank
CLK-OUT
(±10%)
Electrostatic tolerance
K rank(±10%)
and Withstand voltage
of 6.3V or more are
recommended.
2.2μF
(Note 6)
As the minus power supply in this IC generates the clock for charge pump power supply by extracting the sink component
of the input video signal (synchronous isolation) and by detecting its fall, the portion around the V-syncrhonization of this IC
output may be reduced when the pseudo V signal without cut-in pulse is inserted as in the case of certain analog VCR
special play (search). On the contrary, there is no problem when the pseudo V signal has the cut-in pulse. Pay due attention
ARM技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
