FAN7391 — High-Current, High & Low Side, Gate-Drive IC
June 2014
FAN7391
High-Current, High & Low-Side, Gate-Drive IC
Features
Floating Channels for Bootstrap Operation to +600 V
Typically 4.5 A / 4.5 A Sourcing / Sinking Current
Description
The FAN7391 is a monolithic high- and low-side gate-
drive IC, which can drive high-speed MOSFETs and
IGBTs that operate up to +600 V. It has a buffered output
stage with all NMOS transistors designed for high pulse
current driving capability and minimum cross-conduction.
Fairchild’s high-voltage process and common-mode
noise-canceling techniques provide stable operation of
the high-side driver under high-dv/dt noise circum-
stances. An advanced level-shift circuit offers high-side
gate driver operation up to V
S
=-9.8 V (typical) for
V
BS
=15 V.
The advanced input filter of HIN provides protection
against short-pulsed input signals caused by noise.
The UVLO circuit prevents malfunction when V
DD
and
V
BS
are lower than the specified threshold voltage.
The high-current and low-output voltage-drop feature
makes this device suitable for the PDP sustain pulse
driver, motor driver, switching mode power supply, and
high-power DC-DC converter applications.
Driving Capability
Common-Mode dv/dt Noise-Canceling Circuit
Built-in Under-Voltage Lockout for Both Channels
Built-in Advanced Input Filter
Matched Propagation Delay for Both Channels
Logic (V
SS
) and Power (COM) Ground ±5 V Offset
3.3 V and 5 V Input Logic Compatible
Output In-Phase with Input
Applications
Plasma Display Panel (PDP) Sustain Driver
High-Intensity Discharge (HID) Lamp Ballast
Switching Mode Power Supply (SMPS)
Motor Driver
Related Resources
AN-6076 — Design and Application Guide of Boot-
strap Circuit for High-Voltage Gate-Drive IC
AN-9052 — Design Guide for Selection of Bootstrap
Components
AN-8102 — Recommendations to Avoid Short Pulse
Width Issues in HVIC Gate Driver Applications
14-SOP
Ordering Information
Part Number
FAN7391MX
Package
14-SOP
Operating Temperature Range
-40C ~ 125C
Packing Method
Tape & Reel
© 2014 Fairchild Semiconductor Corporation
FAN7391 Rev. 1.0.0
www.fairchildsemi.com
FAN7391 — High-Current, High & Low Side, Gate-Drive IC
Typical Application Circuit
15V
R
BOOT
D
BOOT
FAN7391
Up to 600V
HIN
1
2
3
4
5
6
7
C1
HIN
LIN
V
SS
NC
COM
LO
V
DD
NC 14
V
B
13
R1
C
BOOT
R2
Q1
Controller
V
SS
LIN
HO 12
V
S
11
NC 10
NC
NC
9
8
R3
Q2
OUTPUT
Load
R4
FAN7391 Rev.01
Figure 1. Application Circuit for Half-Bridge
Internal Block Diagram
FAN7391
UVLO
DRIVER
PULSE
GENERATOR
13
V
B
HIN
1
200K
Advanced
Input Filter
NOISE
CANCELLER
R
S
R
Q
12
HO
11
V
S
V
DD
7
UVLO
DRIVER
LIN
2
200K
DELAY
V
SS
/COM
LEVEL
SHIFT
6
LO
V
SS
3
Pin 4, 8, 9, 10 and 14 are no connection
FAN7391 Rev.01
5
COM
Figure 2. Functional Block Diagram
© 2014 Fairchild Semiconductor Corporation
FAN7391 Rev. 1.0.0
www.fairchildsemi.com
2
FAN7391 — High-Current, High & Low Side, Gate-Drive IC
Pin Configurations
HIN
LIN
V
SS
NC
COM
LO
V
DD
1
2
3
4
5
6
7
14
13
12
NC
V
B
HO
V
S
NC
NC
NC
FAN7391
11
10
9
8
FAN7391 Rev.01
Figure 3. Pin Assignments (Top View)
Pin Definitions
14-Pin
1
2
3
5
6
7
11
12
13
4, 8, 9, 10, 14
Name
HIN
LIN
V
SS
COM
LO
V
DD
V
S
HO
V
B
NC
Description
Logic Input for High-Side Gate Driver Output
Logic Input for Low-Side Gate Driver Output
Logic Ground
Low-Side Driver Return
Low-Side Driver Output
Low-Side and Logic Part Supply Voltage
High-Voltage Floating Supply Return
High-Side Driver Output
High-Side Floating Supply
No Connect
© 2014 Fairchild Semiconductor Corporation
FAN7391 Rev. 1.0.0
www.fairchildsemi.com
3
FAN7391 — High-Current, High & Low Side, Gate-Drive IC
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be opera-
ble above the recommended operating conditions and stressing the parts to these levels is not recommended. In addi-
tion, extended exposure to stresses above the recommended operating conditions may affect device reliability. The
absolute maximum ratings are stress ratings only. T
A
=25°C, unless otherwise specified.
Symbol
V
S
V
B
V
HO
V
DD
V
LO
V
IN
V
SS
dV
S
/dt
P
D(1)(2)(3)
JA
T
J
T
STG
Notes:
Characteristics
High-Side Floating Supply Offset Voltage
High-Side Floating Supply Voltage
High-Side Floating Output Voltage, HO Pin
Low-Side and Logic Fixed Supply Voltage
Low-Side Output Voltage, LO Pin
Logic Input Voltage (HIN and LIN)
Logic Ground
Allowable Offset Voltage Slew Rate
Power Dissipation
Thermal Resistance, Junction-to-Ambient
Junction Temperature
Storage Temperature
Min.
V
B
-V
SHUNT
-0.3
V
S
-0.3
-0.3
-0.3
V
SS
-0.3
V
DD
-25
Max.
V
B
+0.3
625.0
V
B
+0.3
V
SHUNT
V
DD
+0.3
V
DD
+0.3
V
DD
+0.3
50
1.0
110
+150
+150
Unit
V
V
V
V
V
V
V
V/ns
W
C/W
C
C
1. Mounted on 76.2 x 114.3 x 1.6 mm PCB (FR-4 glass epoxy material).
2. Refer to the following standards:
JESD51-2: Integral circuits thermal test method environmental conditions - natural convection; and
JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.
3. Do not exceed P
D
maximum under any circumstances.
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
V
B
V
S
V
HO
V
DD
V
LO
V
IN
T
A
PW
HIN
Parameter
High-Side Floating Supply Voltage
High-Side Floating Supply Offset Voltage
High-Side Output Voltage
Low-Side and Logic Supply Voltage
Low-Side Output Voltage
Logic Input Voltage (HIN and LIN)
Operating Ambient Temperature
Pulse Width of Logic Input for High-Side Gate Driver
Min.
V
S
+10
6-V
DD
V
S
10
COM
V
SS
-40
100
Max.
V
S
+20
600
V
B
20
V
DD
V
DD
+125
Unit
V
V
V
V
V
V
C
ns
© 2014 Fairchild Semiconductor Corporation
FAN7391 Rev. 1.0.0
www.fairchildsemi.com
4
FAN7391 — High-Current, High & Low Side, Gate-Drive IC
Electrical Characteristics
V
BIAS
(V
DD
, V
BS
)=15.0 V, V
S
=V
SS
=COM, T
A
=25C, unless otherwise specified. The V
IL
, V
IH
, and I
IN
parameters are
referenced to V
SS
/COM and are applicable to the respective input signals HIN and LIN. The V
O
and I
O
parameters are
referenced to COM and V
S
is applicable to the respective output signals HO and LO.
Symbol
V
DDUV+
V
BSUV+
V
DDUV-
V
BSUV-
Characteristics
V
DD
and V
BS
Supply Under-Voltage
Positive-Going Threshold
V
DD
and V
BS
Supply Under-Voltage
Negative-Going Threshold
Condition
Min.
Typ.
Max. Unit
POWER SUPPLY SECTION (V
DD
AND V
BS
)
8.0
7.4
8.8
8.3
0.5
V
B
=V
S
=600 V
V
IN
=0 V or 5 V
V
IN
=0 V or 5 V
f
IN
=20 kHz, rms value
f
IN
=20 kHz, rms value
V
DD
=Sweep or V
BS
=Sweep,
I
SHUNT
=5 mA
45
75
530
530
50
80
110
640
640
µA
µA
9.8
9.0
V
V
DDUVH
V
DD
and V
BS
Supply Under-Voltage
V
BSUVH
Lockout Hysteresis Voltage
I
LK
I
QBS
I
QDD
I
PBS
I
PDD
Offset Supply Leakage Current
Quiescent V
BS
Supply Current
Quiescent V
DD
Supply Current
Operating V
BS
Supply Current
Operating V
DD
Supply Current
V
DD
and V
BS
Shunt Regulator Clamping
Voltage
Logic "1" Input Voltage
Logic "0" Input Voltage
Logic "1" Input Bias Current
Logic "0" Input Bias Current
Input Pull-Down Resistance
High-Level Output Voltage, V
BIAS
-V
O
Low-Level Output Voltage, V
O
Output High, Short-Circuit Pulsed Current
(4)
Output Low, Short-Circuit Pulsed Current
(4)
Allowable Negative V
S
Pin Voltage for HIN
Signal Propagation to HO
V
SS
-COM/COM-V
SS
Voltage Endurability
-5
No Load
No Load
V
O
=0 V, V
IN
=5 V,PW<10 µs
V
O
=15 V, V
IN
=0 V,PW<10 µs
3.5
3.5
V
IN
=5 V
V
IN
=0 V
100
SHUNT REGULATOR SECTION
V
SHUNT
21
23
25
V
LOGIC INPUT SECTION (HIN, LIN)
V
IH
V
IL
I
IN+
I
IN-
R
IN
V
OH
V
OL
I
O+
I
O-
V
S
V
SS
-
COM
2.5
1.2
25
1.0
200
1.0
35
4.5
4.5
-9.8
-7.0
5
50
2.0
V
µA
k
V
mV
A
V
V
GATE DRIVER OUTPUT SECTION (HO, LO)
Note:
4. This parameter guaranteed by design.
Dynamic Electrical Characteristics
V
BIAS
(V
DD
, V
BS
)=15.0 V, V
S
=V
SS
=COM=0 V, C
L
=1000 pF, and T
A
=25C unless otherwise specified.
Symbol
t
on
t
off
MT
t
r
t
f
Characteristics
Turn-On Propagation Delay
Turn-Off Propagation Delay
Delay Matching, HS & LS Turn-On/Off
Turn-On Rise Time
Turn-Off Fall Time
Test Condition
V
S
=0 V
V
S
=0 V
Min.
Typ.
150
150
15
25
20
Max.
220
220
50
50
45
Unit
ns
© 2014 Fairchild Semiconductor Corporation
FAN7391 Rev. 1.0.0
www.fairchildsemi.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
