MN101E30N/E30R/EF30R
8-bit Single-chip Microcontroller
PubNo. 2163001-019E
1.1 Overview
1.1.1
Overview
The MN101E series of 8-bit single-chip microcomputers (the memory expansion version of MN101C
series) incorporate multiple types of peripheral functions. This chip series is well suited for camera,
VCR, MD, TV, CD, LD, printer, telephone, home automation, pager, air conditioner, PPC, fax machine,
music instrument and other applications.
This LSI brings to embedded microcomputer applications flexible, optimized hardware configurations
and a simple efficient instruction set. The MN101E30 series have an internal 928 KB (maximum) of
ROM and 8 KB (maximum) of RAM. Peripheral functions include 6 external interrupts, 30 internal inter-
rupts including NMI, 9 timer counters, 6 sets of serial interfaces, A/D converter, D/A converter, LCD
driver, watchdog timer, 2 sets of automatic data transfer, synchronous output function and buzzer out-
put. The configuration of this microcomputer is well suited for application as a system controller in cam-
era, timer selector for VCR, CD player, or minicomponent, and also suited for audio reproduction with a
high-precision D/A converter.
With three oscillation system (high frequency: max. 20 MHz / low frequency: 32.768 kHz and PLL: fre-
quency multiplier of high frequency) contained on the chip, the system clock can be switched to high
frequency input (high speed mode), PLL input (PLL mode), or to low frequency input (low speed mode).
The system clock is generated by dividing the oscillation clock. The best operation clock for the system
can be selected by switching its frequency by software. High speed mode has the normal mode based
on fpll/2 which is half clock generated from an original oscillation and PLL, and the double speed mode
based on fpll which is clock generated from an original oscillation without dividing.
A machine cycle (min. instructions execution) in the normal mode is 100 ns when fosc is 20 MHz (at the
time that PLL is not used). A machine cycle in the double speed mode is 50 ns when fosc is 20 MHz. A
machine cycle in the PLL mode is 50 ns (maximum).The package is 100-pin QFP, LQFP.
Publication date: October 2015
1
MN101E30N/E30R/EF30R
8-bit Single-chip Microcontroller
PubNo. 2163001-019E
1.1.2
Product Summary
This manual describes the following models of the MN101E30 series. These products have identical functions,
and their memory capacity and type are shown below.
Table:1.1.1 Product Summary
Model
MN101E30N
MN101E30R
MN101EF30R
ROM Size
508 KB
928 KB
928 KB
RAM Size
8 KB
8 KB
8 KB
Classification
Mask ROM version
Mask ROM version
Flash EEPROM version
Package
LQFP100-P-1414C
QFP100-P-1818B
QFP100-P-1818B
LQFP100-P-1414
QFP100-P-1818B
This manual is described with a focus on MN101E30N.
..
Publication date: October 2015
2
MN101E30N/E30R/EF30R
8-bit Single-chip Microcontroller
PubNo. 2163001-019E
1.2 Hardware Functions
Feature
- ROM Capacity:
- RAM Capacity:
508/928 KB
8 KB
- Package:
100pin LQFP (14 mm square, 0.5 mm pitch)
100pin QFP (18 mm square, 0.65 mm pitch)
- Machine Cycle:
High speed mode
0.05 ms/ 20 MHz (2.2 V to 5.5 V)
PLL mode
0.05
s/
20 MHz (2.2 V to 5.5 V)
Low speed mode
62.5
s/16
kHz (2.2 V to 5.5 V)
- Clock Gear: Operation speed of system clock is variable by changing the frequency.
- Multiplied Clock: High-speed frequency clock (fosc) can be multiplied by 2, 3, 4, 5, 6, 8 and 10.
- Memory bank:
Data memory space is expanded by the bank system.
- Bank for the source address/Bank for the destination address.
- ROM correction: Correcting address designation: up to 7 addresses possible
- Operation Modes:
NORMAL mode ( High speed mode)
PLL mode
SLOW mode ( Low speed mode)
HALT mode
STOP mode
(The operation clock can be switched in each mode.)
- Operating Voltage:
2.2 V to 5.5 V
Publication date: October 2015
3
MN101E30N/E30R/EF30R
8-bit Single-chip Microcontroller
PubNo. 2163001-019E
- Operating Temperature:
-40C to +85C
- Interrupt:
36 levels
<Watchdog timer>
- NMI-Watchdog timer overflow
<Timer interrupts>
- TM0IRQ-Timer 0 interrupt (8-bit timer)
- TM1IRQ-Timer 1 interrupt (8-bit timer)
- TM2IRQ-Timer 2 interrupt (8-bit timer)
- TM3IRQ-Timer 3 interrupt (8-bit timer)
- TM4IRQ-Timer 4 interrupt (8-bit timer)
- TM6IRQ-Timer 6 interrupt (8-bit timer)
- TBIRQ-Clock timer interrupt
- TM7IRQ-Timer 7 interrupt (16-bit timer)
- T7OC2IRQ- Timer 7 interrupt (16-bit timer)
- TM8IRQ-Timer 8 interrupt (16-bit timer)
- T8OC2IRQ- Timer 8 interrupt (16-bit timer)
- TM9IRQ-Timer 9 interrupt (16-bit timer)
- T9OC2IRQ- Timer 9 interrupt (16-bit timer)
<Serial interrupts>
- SC0TIRQ-Serial interface 0 interrupt
- SC0RIRQ-Serial interface 0 UART reception interrupt (peripheral function group interrupt)
- SC1TIRQ-Serial interface 1 interrupt
- SC1RIRQ-Serial interface 1 UART reception interrupt (peripheral function group interrupt)
- SC2TIRQ-Serial interface 2 interrupt
- SC2RIRQ-Serial interface 2 UART reception interrupt
- SC3TIRQ-Serial interface 3 interrupt
- SC3RIRQ-Serial interface 3 UART reception interrupt (peripheral function group interrupt)
- SC4TIRQ- Serial interface 4 interrupt
- SC4SIRQ- Serial interface 4 stop condition interrupt (peripheral function group interrupt)
- SC5TIRQ- Serial interface 5 interrupt (peripheral function group interrupt)
<A/D conversion end>
Publication date: October 2015
4
MN101E30N/E30R/EF30R
8-bit Single-chip Microcontroller
PubNo. 2163001-019E
- ADIRQ-AD conversion end (peripheral function group interrupt)
<Automatic Transfer Controller interrupts>
- ATC0IRQ-ATC0 interrupt (peripheral function group interrupt)
- ATC1IRQ-ATC1 interrupt (peripheral function group interrupt)
<External interrupts> Edge selectable
- IRQ0:External interrupt (AC zero-cross detector, With/Without noise filter)
- IRQ1:External interrupt (AC zero-cross detector, With/Without noise filter)
- IRQ2:External interrupt (Both edges interrupt)
- IRQ3:External interrupt (Both edges interrupt)
- IRQ4:External interrupt (Both edges interrupt)
- IRQ5:External interrupt (Key scan interrupt only)
<Audio interrupts>
- Audio reproduction end interrupt
- Audio phrase end interrupt
- Timer Counter: 11 timers All timer counters generate interrupt
(10 can be operated independently)
- 8-bit timer for general use:
- 8-bit free-running timer:
- Time base timer:
- 16-bit timer for general use:
- Simple 8-bit timer:
5 sets
1 set
1 set
3 sets
1 set
Timer 0 (8-bit timer for general use)
- Square wave output (timer pulse output), added pulse(2-bit) system PWM output (can be
output to large current pin TM0IOB), event count, remote control carrier output, simple
pulse with measurement
- Clock source
fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock,
TimerA output
- Real timer output control
Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0) with
the follow 3 value; “High”-fixed, “LOW”-fixed and “Hi-Z”-fixed
Timer 1 (8-bit timer for general use)
-Square wave output (timer pulse output), event count, 16-bit cascade connected (timer0, 1)
timer synchronous output event
Publication date: October 2015
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
