82P33741,82P33741 pdf中文资料,82P33741引脚图,82P33741电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 82P33741

文档预览

82P33741: 产品描述Differential reference inputs; 文件大小199KB，共13页; 制造商ICS ( IDT ); 官网地址http://www.icst.com

下载文档全文预览

82P33741概述

Differential reference inputs

文档预览

下载PDF文档

全文
预览

Port Synchronizer for IEEE 1588 and 10G/

40G Synchronous Ethernet

82P33741

SHORT FORM DATA SHEET

HIGHLIGHTS

•

DPLL3 generates N x 8 kHz clocks up to 100 MHz that are output on

OUT8 and OUT9

APLL1, APLL2 and APLL3 can be connected to DPLL1 and DPLL2

APLL1 and APLL2 generate 10/100/1000 Ethernet, 10G Ethernet, or

SONET/SDH frequencies

APLL3 generates 10G Ethernet, WAN-PHY and LAN-PHY frequen-

cies

Any of eight common TCXO/OCXO frequencies can be used for the

System Clock: 10 MHz, 12.8 MHz, 13 MHz, 19.44 MHz, 20 MHz,

24.576 MHz, 25 MHz or 30.72 MHz

The I2C slave interface can be used by a host processor to access

the control and status registers

The I2C master interface can automatically load a device configura-

tion from an external EEPROM after reset; APLL3 must be config-

ured via the I2C slave interface

Differential outputs OUT3 to OUT6 output clocks with frequencies

between 1 PPS and 650 MHz

Differential outputs OUT10 and OUT11 output clocks with frequen-

cies up to 650 MHz

Single ended outputs OUT1, OUT2, and OUT7 output clocks with fre-

quencies between 1 PPS and 125 MHz

Single ended outputs OUT8 and OUT9 output clocks N*8kHz multi-

ples up to 100 MHz

DPLL1 and DPLL2 support independent programmable delays for

each of IN1 to IN12; the delay for each input is programmable in

steps of 0.61 ns with a range of ~±78 ns

The input to output phase delay of DPLL1 and DPLL2 is programma-

ble in steps of 0.0745 ps with a total range of ±20

μs

The clock phase of each of the output dividers for OUT1 to OUT7 is

individually programmable in steps of ~200 ps with a total range of +/

-180°

1149.1 JTAG Boundary Scan

144-pin CABGA green package

Synchronous clock generation for 10/40G and lower rate, Ethernet,

PON OLT and SONET/SDH line card

Access routers, edge routers, core routers

Carrier Ethernet switches

Multiservice access platforms

PON OLT

LTE eNodeB

DPLL1 and DPLL2 can be used on line cards to manage the genera-

tion of synchronous port clocks and IEEE 1588 synchronization sig-

nals based on multiple system backplane references

DPLL3 can be used on line cards to select incoming line clocks for

use on system backplanes; it can also be used for general purpose

timing applications

APLL1 and APLL2 generate clocks with jitter < 1 ps RMS (12 kHz to

20 MHz) for: 1000BASE-T and 1000BASE-X ports and to generate

IEEE 1588 time stamp clocks and 1 pulse per second (PPS) signals

APLL3 is Voltage Controlled Crystal Oscillator (VCXO) based and

generates clocks with jitter <0.3 ps RMS (10 kHz to 20 MHz) for:

10GBASE-R, 10GBASE-W and 40GBASE-R

Fractional-N input dividers support a wide range of reference fre-

quencies

DPLLs, APLL1 and APLL2 can be configured from an external

EEPROM after reset

Differential reference inputs (IN1 to IN6) accept clock frequencies

between 2 kHz and 650 MHz

Single ended inputs (IN7 to IN12) accept reference clock frequencies

between 2 kHz and 162.5 MHz

Loss of Signal (LOS) pins (LOS0 to LOS3) can be assigned to any

clock reference input

Reference monitors qualify/disqualify references depending on activ-

ity, frequency and LOS pins

Automatic reference selection state machines select the active refer-

ence for each DPLL based on the reference monitors, priority tables,

revertive and non-revertive settings and other programmable settings

Fractional-N input dividers enable the DPLLs to lock to a wide range

of reference clock frequencies including: 10/100/1000 Ethernet, 10G

Ethernet, OTN, SONET/SDH, PDH, TDM, GSM and GNSS frequen-

cies

Any reference inputs (IN1 to IN12) can be designated as external

sync pulse inputs (1 PPS, 2 kHz, 4 kHz or 8 kHz) associated with a

selectable reference clock input

FRSYNC_8K_1PPS and MFRSYNC_2K_1PPS output sync pulses

that are aligned with the selected external input sync pulse input and

frequency locked to the associated reference clock input

DPLL1 and DPLL2 can be configured with bandwidths between 18

Hz and 567 Hz

DPLL1 and DPLL2 lock to input references with frequencies between

2 kHz and 650 MHz

DPLL3 locks to input references with frequencies between 8 kHz and

650 MHz

DPLL1 and DPLL2 generate clocks with PDH, TDM, GSM, CPRI/

OBSAI, 10/100/1000 Ethernet and GNSS frequencies; these clocks

are directly available on OUT1

FEATURES

•

APPLICATIONS

82P33741 REVISION 1 09/23/14

82P33741 SHORT FORM DATA SHEET

DESCRIPTION

The 82P33741 Port Synchronizer for IEEE 1588 and 10G/40G Synchronous Ethernet provides tools to manage timing references, clock conver-

sion and timing paths for IEEE 1588 and Synchronous Ethernet (SyncE). The device supports up to three independent timing paths for: IEEE 1588

clock generation; SyncE clock generation; and general purpose frequency translation. The device outputs low-jitter clocks that can directly synchro-

nize 40GBASE-R, 10GBASE-R and 10GBASE-W and lower-rate Ethernet interfaces; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and

IEEE 1588 Time Stamp Units (TSUs).

The 82P33741 accepts six differential reference inputs and six single ended reference inputs that can operate at common Ethernet, SONET/SDH

and PDH frequencies that range from 2 kHz to 650 MHz. The references are continually monitored for loss of signal and for frequency offset per user

programmed thresholds. All of the references are available to all three Digital PLLs (DPLLs). The active reference for each DPLL is determined by

forced selection or by automatic selection based on user programmed priorities, locking allowances, reference monitors, and LOS inputs.

The 82P33741 can accept a clock reference and an associated phase locked sync signal as a pair. DPLL1/DPLL2 can lock to the clock reference

and align the frame sync and multi-frame sync outputs with the paired sync input. The device allows any of the differential or single ended reference

inputs to be configured as sync inputs that can be associated with any of the other differential or single ended reference inputs. The input sync signals

can have a frequency of 1 PPS, 2 kHz, 4kHz or 8 kHz. This feature enables DPLL1/DPLL2 to phase align its frame sync and multi-frame sync outputs

with a sync input without the need use a low bandwidth setting to lock directly to the sync input.

The DPLLs support three primary operating modes: Free-Run, Locked and Holdover. In Free-Run mode the DPLLs synthesize clocks based on

the system clock alone. In Locked mode the DPLLs filter reference clock jitter with the selected bandwidth. In Locked mode, the long-term output fre-

quency accuracy is the same as the long term frequency accuracy of the selected input reference. In Holdover mode, the DPLL uses frequency data

acquired while in Locked mode to generate accurate frequencies when input references are not available.

The 82P33741 requires a system clock for its reference monitors and other digital circuitry. The frequency accuracy of the system clock deter-

mines the frequency accuracy of the DPLLs in Free-Run mode. The frequency stability of the system clock determines the frequency stability of the

DPLLs in Free-Run mode and in Holdover mode; and it affects the wander generation of the DPLLs in Locked mode.

DPLL1 and DPLL2 can be configured with a range of selectable filtering bandwidths from 18 Hz to 567 Hz. DPLL3 is a wideband (BW > 25Hz) fre-

quency translator that can be used, for example, to convert a recovered SyncE clock to a 25MHz backplane clock.

Clocks generated by DPLL1 and DPLL2 can be passed through APLL1 or APLL2 which are LC based jitter attenuating Analog PLLs (APLLs). The

output clocks generated by APLL1 and APLL2 are suitable for serial GbE and lower rate interfaces, and for IEEE 1588 time stamps clocks and 1 PPS

signals.

Clocks generated by DPLL1 and DPLL2 can be passed through APLL3 which is a voltage controlled crystal oscillator (VCXO) based jitter attenu-

ating APLL. APLL3 can be provisioned with one or two selectable crystal resonators to support up to two base frequencies. The output clocks gener-

ated by APLL3 are suitable for serial 10 GbE and lower rate interfaces.

All 82P33741 control and status registers are accessed through an I2C slave microprocessor interface. For configuring the DPLLs, APLL1 and

APLL2, the I2C master interface can automatically load a configuration from an external EEPROM after reset. APLL3 must be configured via the I2C

slave interface.

PORT SYNCHRONIZER FOR IEEE 1588 AND

10G/40G SYNCHRONOUS ETHERNET

REVISION 1 09/23/14

推荐资源

有人在村田买过器件吗？: 本信息来自合作QQ群：电子工程师技术交流(12425841) 群主在坛子ID：Kata 有人在村田买过器件吗...; kata 淘e淘

无线射频识别技术及其应用发展趋势: 无线射频识别技术（Radio Frequency Identification，RFID），或称射频识别技术，是从二十世纪90年代兴起的一项非接触式自动识别技术。它是利用射频方式进行非接触双向通信，以达到自动识别目标 ......; Jacktang 无线连接

STC12C5A60S2系列单片机的低压检测疑问: 我写的低压检测程序如下（用的是STC12LE5A48S2,P4.6是低压检测口） void main() { P4SW=0xBF;//设置P4.6为低压检测口 EA=1;开总中断 ELVD=1;//开低压检测中断 void LVD_ROUTINE (void) in ......; whwshiyuan1984 单片机

怎么选择电容: 如果是用RC做信号发生器的时基，那用什么样的电容（100PF）稳定性好？...; 火鸟综合技术交流

数十名工程师作战 5 天，阿里达摩院连夜研发智能疫情机器人: 作者 | Just 新型肺炎疫情防控战在各大互联网科技公司拉响，阿里、百度等公司陆续对外提供相应技术和产品。当前，疫情当前防控一线人员紧缺，多地政务热线迎来大波问询市民，客服后台 ......; qwqwqw2088 机器人开发

开箱视频哈哈哈: 包装很精致，已经迫不及待准备制造产品了613415613414613416613412613413613411 ...; eew_sHBYsY DigiKey得捷技术专区

STM32F4编程手册学习2_内存模型

1. 内存映射 MCU将资源映射到一段固定的4GB可寻址内存上，如下图所示。内存映射将内存分为几块区域，每一块区域都有一个定义的内存类型，一些区域还有一些附加的内存类型。内存类型有以下几种： Normal 处理器可以为了性能而对访问该区域的任务进行重排序。 Device 处理器保证访问该内存的任务与其他访问Device或者Stronly-ordered内存的任务相对顺序不变。 Str...[详细]
深入剖析波峰焊：高效率与高质量的完美结合

波峰焊，是一种重要的电子组件焊接技术，用于生产各种电子设备，从家用电器，到计算机，到航空电子设备。该过程因其高效率和高质量的焊接结果而受到业界的广泛认可。本文将探讨波峰焊是什么，以及其工艺优点有哪些。波峰焊，又被称为波动焊接或浸泡焊接，主要用于通过孔（Through Hole）和表面安装（Surface Mount）电子组件的焊接。其过程包括将具有电子组件的印刷电路板（PCB）引导通过一个...[详细]
汽车网络安全破局之战：CyberMan 赋能信息安全高效开发与未来升级

随着科技的飞速发展，汽车智能化正在以前所未有的速度提升，这不仅增强了汽车的功能性和舒适性，同时也对网络安全提出了更高的要求。汽车智能化的提升，直接带动了网络安全需求的增长，传统依赖Excel、邮件流转与碎片化工具的网络安全流程已不堪重负。面对ISO/SAE 21434，UN R155/R156等全球性法规强制合规压力与日益复杂的攻击面，行业正陷入“合规成本激增、专业人才缺口扩大”的双...[详细]
电动汽车没有发动机那它的报废标准是什么

在很早以前我国的汽车使用年限为15年，只要车辆达到15年，那么就需要强制报废了，不过后来政策改了，改成了只要汽车不超过60万公里，每年都能通过年检，那么就可以一直使用下去。但是我们都知道，汽车年检不通过的原因绝大多数都是因为尾气不合格导致的，那新能源电动汽车没有发动机，它的报废标准又是什么？与传统燃油车的报废标准一样吗？今天咱们就来聊一聊新能源汽车报废这个问题。其实，关于新能源汽车报废这一...[详细]
从两个层面来说电动汽车为什么不适合跑长途

纯电动汽车跑长途是否是个伪命题？至少就我个人的观点来看，至少就目前的技术水准以及基建水平来看，我认为是的。以下我会从两个大的层面来和大家聊聊，为什么纯电动汽车不适合跑长途。开着纯电动汽车跑长途，你需要对你的路程做出一个十分精准的规划，到哪里需要进行充电、需要预留多少的安全电量、具体路线的选择等等。除此以外，当你花了非常多的心思，对自己的旅程做出安排之后，实际路途中如果遇上一次充电桩的损坏、...[详细]
自备智能手机，实现门禁控制和电脑桌面登录

主题：自备终端(BYOD)发展趋势;用员工自己的移动设备来控制对工作设施及设备的使用，会对信息安全产生怎样的影响;在不使公司有安全风险或不损害员工隐私的前提下，有哪些方式能安全地实现这样的设施及设备使用。自备终端(Bring Your Own Device，简称BYOD)，即企业允许员工离职时保留自己的手机，这种做法正日益流行。如今智能手机功能也越来越多，我们不仅能用自己的手机访问电脑、网...[详细]
零基础学习STM32之入门学习路线

　　可以说就目前的市场需求来看，stm32在单片机领域已经拥有了绝对的地位，51什么的已经过时了也只能拿来打基础了，最后依然会转到stm32来，也正是因为这样stm32的学习者越来越多，其中不难发现绝大部分的stm32的学习者是在入门阶段的，所以今天我们就来聊聊stm32的入门学习路线。　　先来看个图，相信会有所了解。　　首先学习stm32 不管是C语言还是汇编肯定跑不了的所以C语言一...[详细]
汽车电机技术以后可以往哪里发展

永磁体是大量家用和工业设备的重要组件。它们在可再生能源领域尤其重要，包括电动汽车电动机。目前，这些磁铁基于稀土元素钕和镝，在用于电动汽车电机设计中越来越贵。欧盟已开始致力于消除或大大减少对永磁体中重稀土的需求。他们正在研究一些新的微结构工程策略，这将大大改善纯轻稀土元素磁体的性能。目前，用于电动汽车的高功率密度电机主要依靠稀土基永磁电机。随着成本的不断提高，稀土磁性材料的限制和稀缺，行业开...[详细]
VSCode STM32跨平台开发环境搭建

VSCode的强大不用多说了,直接上教程: 一.到官网下载安装VSCode 二.安装完成后,打开VSCode,安装PlatformIO IDE 插件三.安装完重启VSCode,VSCode会继续安装PlatformIO IDE的依赖项,如果提示一直在安装,可以尝试用VPN瞧瞧,是不是被墙了不知道,我用VPN很快环境就安装好了四.新建工程 STM32F103C8为例,使用...[详细]
直线模组中对联轴器有区分吗？

随着自动化设备的普及，作为自动化设备常用辅助设备的直线模组，也迎来了大好前景。特别是最近几年出现了很多小型设备厂家，在追求的生产效率和产品周转率的情况下，其机械设计生产模块化已经达到了整个产品设计的80%以上，以轻资产的模式运营和发展已经成为了众多新兴厂商的追求。直线模组的结构非常简单简单，而联轴器是其重要的配件，想必大家对联轴器也是非常熟悉的，主要用于丝杆加工端连接伺服电机，以此实现运动...[详细]
英特尔通用快接头互插互换联盟启航，构建液冷生态互操作新标准

今日，英特尔 ® 通用快接头（下称UQD）互插互换联盟正式成立。成立仪式上，英特尔与首批认证合作伙伴——英维克、丹佛斯、立敏达科技、蓝科电气和正北连接这五大液冷生态独立硬件供应商一同分享了UQD互换性认证的技术创新之道，及其对降低数据中心运维复杂度、提升系统可靠性、助力液冷产业规模化的重要性。英特尔数据中心与人工智能集团副总裁兼中国区总经理陈葆立表示：“作为AI模型运行和硬件...[详细]
瑞萨电子推出创新三电平拓扑结构的全新USB-C电源解决方案

瑞萨电子推出创新三电平拓扑结构的全新USB-C电源解决方案，在提升性能的同时缩小系统尺寸全新解决方案兼顾卓越的热效率和优异的功率损耗，适用于多端口USB-PD充电器、便携式电源站等多种应用 2025 年 8 月 20 日，中国北京讯 - 全球半导体解决方案供应商瑞萨电子今日宣布推出RAA489300/RAA489301高性能降压控制器。该新款控制器采用三电平降压拓扑结构，专为U...[详细]
传动轴工艺要求与检查

　传动轴是一个高转速、少支承的旋转体，因此它的动平衡是至关重要的。一般传动轴在出厂前都要进行动平衡试验，并在平衡机上进行了调整。对前置引擎后轮驱动的车来说是把变速器的转动传到主减速器的轴，它可以是好几节的，节与节之间可以由万向节连接。　　传动轴是汽车传动系中传递动力的重要部件，它的作用是与变速箱、驱动桥一起将发动机的动力传递给车轮，使汽车产生驱动力。　　传动轴工艺要求　　①强度要求：由...[详细]
安森美CEO深度解析：电动汽车与AI服务器双赛道的战略突围

2025年KeyBanc投资者会议上，安森美半导体CEO Hassane S. El-Khoury以全球产业变革为视角，系统阐述了电动汽车与 AI服务器两大高增长赛道的战略布局。其核心观点揭示出：电动汽车的全球化浪潮与 AI服务器的算力革命正在重塑半导体产业格局。安森美凭借在碳化硅技术、电源管理方案及供应链整合能力上的深度积累，正通过技术差异化+生态协同化的双轮驱动模式，...[详细]
电源设计小贴士 | 反激式转换器设计注意事项

本文属于德州仪器“电源设计小贴士”系列技术文章，将聚焦于反激式转换器设计，主要讨论 53VDC 至 12V/5A连续导通模式 (CCM) 反激式转换器的一些关键设计注意事项。反激式转换器有诸多优点，例如，它是成本超低的隔离式电源转换器，能够轻松提供多种输出电压，并且它是简单的初级侧控制器，功率输出高达 300W。反激式转换器广泛用于从电视到手机充电器等许多离线应用，以及电信和工业应用。它...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多