电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

BYD73B

产品描述RP40 (G) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 48V; Output Voltage (Vdc): 15V; 2:1 Wide Input Voltage Range; 40 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Design Meet Safety Standard; Standard 50.8 x50.8x10.2mm Package; Efficiency to 90%
产品类别半导体    分立半导体   
文件大小114KB,共4页
制造商New Jersey Semiconductor
官网地址http://www.njsemi.com
下载文档 选型对比 全文预览

BYD73B概述

RP40 (G) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 48V; Output Voltage (Vdc): 15V; 2:1 Wide Input Voltage Range; 40 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Design Meet Safety Standard; Standard 50.8 x50.8x10.2mm Package; Efficiency to 90%

文档预览

下载PDF文档
J^E-mi-Conauotoi ^Pioducti, Una.
20 STERN AVE.
SPRINGFIELD, NEW JERSEY 07081
U.S.A.
TELEPHONE: (973) 376-2922
(212) 227-6005
FAX: (973) 376-8960
Ultra fast low-loss
controlled avalanche rectifiers
FEATURES
• Glass passivated
• High maximum operating
temperature
• Low leakage current
• Excellent stability
• Guaranteed avalanche energy
absorption capability
• Available in ammo-pack.
DESCRIPTION
Cavity free cylindrical glass SOD81
package through lmplotec™(
1
)
technology. This package is
BYD73 series
hermetically sealed and fatigue free
as coefficients of expansion of all
used parts are matched.
0='
H4-
Fig.1 Simplified outline (SOD81) and symbol.
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL
VRRM
PARAMETER
repetitive peak reverse voltage
BYD73A
BYD73B
BYD73C
BYD73D
BYD73E
BYD73F
BYD73G
CONDITIONS
MIN.
-
-
-
-
-
-
-
-
-
-
-
-
-
MAX.
50
100
150
200
250
300
400
50
100
150
200
250
300
400
1.75
1.70
V
V
V
V
V
V
V
V
V
V
V
V
V
V
A
A
UNIT
VR
continuous reverse voltage
BYD73A
BYD73B
BYD73C
BYD73D
BYD73E
BYD73F
BYD73G
average forward current
BYD73A to D
BYD73E to G
T,
p
= 55 °C; lead length = 10 mm;
see Figs 2 and 3;
averaged over any 20 ms period;
see also Figs 10 and 11
Tamb = 60 °C; PCB mounting (see
Fig. 16); see Figs 4 and 5;
averaged over any 20 ms period;
see also Figs 10 and 11
Ip(AV)
-
!p(AV)
average forward current
BYD73A to D
BYD73E to G
1.00
_
0.95
A
A

BYD73B相似产品对比

BYD73B BYD73 BYD73A BYD73C BYD73D BYD73E BYD73F BYD73G
描述 RP40 (G) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 48V; Output Voltage (Vdc): 15V; 2:1 Wide Input Voltage Range; 40 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Design Meet Safety Standard; Standard 50.8 x50.8x10.2mm Package; Efficiency to 90% Ultra fast low-loss controlled avalanche rectifiers POWERLINE: RP40-S_D_TE - 2:1 Wide Input Voltage Range- 40 Watts Output Power- 1.6kVDC Isolation- Fixed Operating Frequency- Six-Sided Continuous Shield- Design Meet Safety Standard- Standard 76.2 x66.0x10.2mm Package- Efficiency to 90% Ultra fast low-loss controlled avalanche rectifiers RP40 (GW) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 48V; Output Voltage (Vdc): 15V; 4:1 Wide Input Voltage Range; 40 Watts Regulated Output Power; 1.6kVDC Isolation; Over Current and Over Voltage Protection; Six-Sided Shield; No Derating to 55??C; Standard 2? x2? Package and Pinning; Efficiency to 86% Ultra fast low-loss controlled avalanche rectifiers Ultra fast low-loss controlled avalanche rectifiers Ultra fast low-loss controlled avalanche rectifiers
AD9162的配置问题
AD9162在配置的时候有好多寄存器,但是在配置的时候datasheet给了一个START-UP SEQUENCE,如下图。但有些需要配置的寄存器并不在这个START-UPSEQUENCE中,如 Register 0x304、 Register 0x306这 ......
yangsen7336 测试/测量
请高手看看以下代码
#include //52单片机头文件 #include //包含有左右循环移位子函数的库 #define uint unsigned int //宏定义 #define uchar unsigned char //宏定义 sbit beep=P2^3; uchar tt; uint ......
huj 嵌入式系统
Nuts and Volts (自动化控制杂志)
247277 Nuts and Volts (自动化控制杂志)是那些真正对电子产品感兴趣的第一杂志。 247278 ...
dcexpert 下载中心专版
MSP432 printf重定向的问题,实在蹊跷!
本帖最后由 minjiang 于 2015-10-17 22:30 编辑 俺采用了CCS6.1.1,Keil5 for ARM ,IAR for ARM7.4.07等软件对网上和一些书籍的介绍进行了 验证,从表达来看,“野火”肯定是做出来了的,所 ......
minjiang 微控制器 MCU
FPC的最新技术动向
FPC的最新技术动向...
lorant 无线连接
二输入与门工程文件及测试文件
endmodule工程文件 //Verilog规定:以module开头,以endmodule结尾 //module后面接模块名(必须和文件名一致) //模块名后面是括号,括号里面是端口定义,外面是分号 module and_gate(a, b, ......
zxopenljx FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1044  2264  2472  2667  2778  48  46  59  57  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved