电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT3807AC-C3-28NG-8.000000

产品描述Oscillator, 1.544MHz Min, 44.736MHz Max, 8MHz Nom, CMOS
产品类别无源元件    振荡器   
文件大小314KB,共5页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT3807AC-C3-28NG-8.000000概述

Oscillator, 1.544MHz Min, 44.736MHz Max, 8MHz Nom, CMOS

SIT3807AC-C3-28NG-8.000000规格参数

参数名称属性值
是否Rohs认证符合
Objectid113370983
包装说明SOLCC6,.12
Reach Compliance Codeunknown
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
最大工作频率44.736 MHz
最小工作频率1.544 MHz
标称工作频率8 MHz
最高工作温度70 °C
最低工作温度-20 °C
封装主体材料PLASTIC/EPOXY
封装等效代码SOLCC6,.12
电源2.8 V
认证状态Not Qualified
最大压摆率33 mA
标称供电电压2.8 V
表面贴装YES
技术CMOS
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

文档预览

下载PDF文档
SiT3807
Standard Frequency MEMS VCXO
Advanced information
Features, Benefits and Applications
27 standard frequencies from 1.544 MHz to 44.736 MHz
100% pin-to-pin compatible with and direct replacement of quartz based VCXO
Wide pull range options: ±50, ±100, ±150, ±200
Superior pull range linearity of <= 1%, 10 times better than quartz
LVCMOS/LVTTL compatible output
Typical tuning voltage: 0 V to Vdd
Three industry-standard packages: 3.2 mm x2.5 mm (4-pin), 5.0 mm x 3.2 mm (6-pin),
7.0 mm x 5.0 mm (6-pin)
Outstanding siicon reliability of 2 FIT (10x improvement over quartz-based devices)
Ultra short lead time
Ideal for telecom clock synchronization, instrumentation, low bandwidth analog PLL,
jitter cleaner, clock recovery, audio, video, FPGA, broadband and networking
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1.544
-25
-50
Operating Temperature Range
Supply Voltage
T_use
Vdd
Typ.
Max.
44.736
+25
+50
Unit
MHz
PPM
PPM
°C
°C
V
V
V
V
PPM
V
V
V
V
V
%
kHz
V
mA
mA
μA
%
ns
%Vdd
%Vdd
pF
ms
ms
ms
ps
ps
PPM
Condition
Standard frequencies only. Refer to the supported freqeuncy
list (back page)
Inclusive of initial tolerance (F_init), operating temperature, rated
power, supply voltage change, load change.
Select stability
option in part number ordering (see back page)
Extended Commercial
Industrial
Pull Range
[1,2]
Upper Control Voltage
PR
VC_U
-20
+70
-40
+85
1.71
1.8
1.89
2.25
2.5
2.75
2.52
2.8
3.08
2.97
3.3
3.63
±50, ±100, ±150, ±200
1.62
2.25
2.52
3
Positive slope
8
3.3
31
29
1.0
6
1.7
0.51
1.7
2.3
2.6
3.1
0.1
1
3.63
33
31
TBD
55
2.2
10
15
10
TBD
10
Vdd = 1.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.5 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 3.3 V, Voltage at which maximum deviation is guaranteed.
Voltage at which maximum deviation is guaranteed.
Lower Control Voltage
Linearity
Frequency Change Polarity
Control Voltage Bandwidth(-3dB)
Current Consumption
Standby Current
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Output Load
Start-up Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
Aging
VC_L
Lin
V_BW
Idd
I_std
DC
Tr, Tf
VOH
VOL
Ld
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
0
2.97
45
90
Contact SiTime for 16 kHz bandwidth
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
ST = GND, All Vdd, Output is Weakly Pulled Down
All Vdds
Vdd = 1.8, 2.5, 2.8 or 3.3 V, 10% - 90% Vdd level
IOH = TBD
IOL = TBD
±5
Measured from the time ST pin crosses 50% threshold
f = 10 MHz, all Vdds
f = 10 MHz, Pull range = 100 PPM, Integration bandwidth = 12kHz
to 20MHz, all Vdds
10 years
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab) - Aging (F_aging)
Specifications (Cont.)
SiTime Corporation
Rev. 0.56
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised July 13, 2011
关于bulkusb例子的一些疑问
首先在这个例子中怎么写测试程序来从USB进行读写呢?哪个管道负责读?哪个管道负责些?其中在BulkUsb_PipeWithName中有的注释说 /*The device extension maintains a pipe context for t ......
dragonled 嵌入式系统
16位芯片汇编指令测试 之 系统主频
台湾公司最近要出一颗16位芯片。我最近在做芯片流片前的测试工作。 在测试芯片的每一条汇编指令的执行周期时,发现了一个很奇妙的现象。芯片运行的频率不一样时,同一条汇编指令的执行周期竟然 ......
Hellovictoria 嵌入式系统
一元钱买瑞萨MCU
http://cn.renesas.com/products/mpumcu/products_for_china/r7f0c80112_80212/campaign/index.jsp 可惜最近没啥项目用得上。真便宜,都想先买上几百个放着。...
witin 瑞萨MCU/MPU
如何做开关电源IC技术支持
公司为IC DESIGN HOUSE,派我销售电源IC技术支持,本人多年不碰电路,以前也学过模电啊啥的,后来高产品工艺。这电路设计支持真不知如何入手。哪位大虾指点指点,如何能先具备开关电源三脚猫功夫 ......
jeremyho 电源技术
LPC1114 中断优先级
1114中断有优先级吗?如果有的话,优先级顺序是怎么样的?...
lindenhf NXP MCU
做FPGA设计有必要学习SystemVerilog?
目前只会Verilog语言,但是看到某大型技术公司招聘逻辑硬件工程师的要求 有掌握SystemVerilog 感觉SystemVerilog是做ASIC用的,普通做一些FPGA的嵌入式方向需要学习SystemVerilog吗? ...
zpccx FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1113  1995  2517  633  1543  23  41  51  13  32 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved