128 Channel Multiplexer
ADDRESS ENABLE
COMMON TO ALL
INPUT MUX’s
8
81840
CLAMP/
PRECHARGE
8
ADDRESS
ENABLE
4
BYPASS
CASCADE
INPUT
7
ADDRESS
ENABLE
4
V+
(+15V)
V-
(-15V)
16
IN
16:1
1840A
IN
5
GRND
IN
5
GRND
128 TOTAL
ANALOG INPUTS
5
16:1
1840A
8
OUT
IN
16:1
1840A
8
OUT
+
POSITIVE
OUTPUT
GRND
16
IN
GRND
16:1
1840A
(8 TOTAL 1840A’s)
81840
GROUND
REFERENCE
INPUTS
8
IN
16:1
1840A
5
OUT
-
NEGATIVE
OUTPUT
8
SPARE
INPUTS
8
IN
16:1
1840A
GRND
5
IN
16:1
1840A
5
OUT
SPARE
OUTPUT
8
8
ADDRESS ENABLE
GRND
GRND
Memory
See page 2 for pin assignments.
4
ADDRESS
ENABLE
SPARE
OUTPUT
4
ADDRESS GRND
ENABLE
VREF
(+5V)
8
SPARE
INPUT
4
ADDRESS
ENABLE
F
EATURES
:
• 128 channel multiplexer, MCM
• Package:
- 256 pin R
AD
-P
AK
® quad flat pack
• Total dose hardness:
- > 300 krads(Si)
• - Dependent upon orbit
• Excellent Single Event Effects:
SEL: > 110 MeV-cm
2
/mg
SEU: > 110 MeV-cm
2
/mg
D
ESCRIPTION
:
Maxwell Technologies’ 81840 high-performance 128-channel
multiplexer features a typical 300 krad (Si) total dose tolerance.
This datasheet defines the design, performance, and test require-
ments for a hermetic, telemetry multiplexer, multi-chip-module
(MCM), utilizing chip and wire technology to be used in space
systems. The 81840 is intended for use in the environments
encountered by high reliability spacecraft applications. The pat-
ented radiation-hardened R
AD
-P
AK
® technology incorporates radi-
ation shielding in the microcircuit package. Capable of surviving
in-space environment, the 81840 is ideal for satellite, spacecraft,
and space probe missions. It is available up to Class K screening.
06.17.02 REV 5
All data sheets are subject to change without notice
1
(858) 503-3300 - Fax: (858) 503-3301 - www.maxwell.com
©2021 Maxwell Technologies
All rights reserved.
128 Channel Multiplexer
81840
81840 Pinout Diagram
Memory
06.17.02 REV 5
All data sheets are subject to change without notice
2
©2021 Maxwell Technologies
All rights reserved.
128 Channel Multiplexer
T
ABLE
1. P
INOUT
D
ESCRIPTION
P
IN
1, 23, 42, 64, 65, 81, 112, 128, 129, 151, 171,
192, 193, 213, 236, 256
2-9, 13-16, 18-21, 24-31, 34-41, 44-47, 49-52,
56-63, 66-73, 77-80, 82-85, 87-90, 92-95, 98-
101, 103-106, 108-111, 113-116, 120-127, 130-
137, 141-144, 146-149, 152-159, 162-169,
10, 22, 32, 33, 43, 55
11, 54, 75, 96, 97, 107, 117, 118, 138, 139, 150,
160, 161, 170, 182, 203, 214, 223, 228, 233,
240, 244, 249
12, 53, 76, 117, 140, 181, 204, 245
17, 48, 91, 102, 145, 176, 215, 234
172-175, 177-180
184-191
194-201
183, 202, 250
206-212
216
217
218
224
222-219
227-225
229
233-230
235
239-237
243-241
248-246
252
251
253
254
255
S
YMBOL
GND
AIN1 - 128
D
ESCRIPTION
81840
CLP1 - 6
NC
+15V
-15V
SP1IN1 - 8
Memory
SP2IN1 - 8
GRIN1 - 8
+5V
CASIN1 - 7
H1EN
BYPASS
SP2EN
SP1EN
HA0 - 3
SP2A0 - 2
CASEN
SP1A0 - 2
L1EN
CASA0 - 2
LA0 - 2
GRA0 - 2
SP1OUT
SP2OUT
NEGATIVE
POSITIVE
GREN
06.17.02 REV 5
All data sheets are subject to change without notice
3
©2021 Maxwell Technologies
All rights reserved.
128 Channel Multiplexer
T
ABLE
2. 81840 A
BSOLUTE
M
AXIMUM
R
ATINGS1
,
2
,
3
,
4
E
NVIRONMENT
V+ To Ground
V- To Ground
Input Overvoltage, AIN(1) to AIN(128)
Input Overvoltage, Logic Inputs
Power Dissipation
Storage Temperature
Operating Temperature
R
ANGES
20V
-20V
35V to-35V
(Power ON or OFF)
4V over V
REF
and -4V below
Grd
500mW Maximum
-65 to 150°C
-55 to 125°C
81840
1. The LMUX MCM is designed to operate with power supply voltages ranging
from ±5.2V to ±20VDC.
2. The maximum voltage each input AIN(128:1) may see without damage is
+35V to -35V with respect to ground.
3. Stresses above the absolute maximum rating may cause permanent damage
to the device. Extended operation at the maximum levels may degrade per-
formance and affect reliability.
4. T
A
= 25°C unless otherwise specified.
Memory
T
ABLE
3. 81840 AC E
LECTRICAL
C
HARACTERISTICS
P
ARAMETER
T
EST
C
ONDITIONS
S
UBGROUPS
T
A
= 25°C
M
IN
Address Input to I/O Channels
Prop. Delay
t
ON(A)
t
OFF(A)
Enable to I/O
t
ON(EN)
t
OFF(EN)
On Channel Isolation
V
ISO(ON)
Off Channel Isolation
V
ISO(OFF)
V
IN
= 5.0V
R
L
= 5k>
C
L
= 50pF
V
IN
= 5.0V
R
L
= 5k>
C
L
= 50 pF
All enable = 0.8V
V
IN
= 3V
RMS
@
500kHz
1
All enable = 4.0V
V
IN
= 3V
RMS
@
500kHz
1
9, 10, 11
--
--
9, 10, 11
--
--
4, 5, 6
45
4, 5, 6
45
--
45
--
45
--
db
--
45
--
45
--
db
1500
1500
--
--
1500
1500
--
--
1500
1500
nsec
1500
1500
--
--
1500
1500
--
--
1500
1500
nsec
M
AX
T
EST
L
IMITS
T
A
= 125°C
M
IN
M
AX
T
A
= -55
°
C
M
IN
M
AX
U
NITS
1. Controlled by design, not directly tested.
06.17.02 REV 5
All data sheets are subject to change without notice
4
©2021 Maxwell Technologies
All rights reserved.
128 Channel Multiplexer
T
ABLE
4. D
ELTA
L
IMITS
P
ARAMETER
I
S+
I
S-
I
SB+
I
SB-
V
ARIATION
±10%
±10%
±10%
±10%
81840
T
ABLE
5. 81840 E
LECTRICAL
T
EST
T
ABLE
P
ARAMETER
T
EST
C
ONDITIONS
S
UBGROUPS
T
A
= 25°C
M
IN
Analog Signal Range, V
0
Bypass Output, On-Resis-
tance, 5V, R
BP(ON)
Positive Output, On-Resis-
tance, 5V, R
PO(ON)
V
IN
= 5V
I
OUT
= -1.0mA
V
IN
= 5V
I
OUT
= -1.0mA
1, 2, 3
1, 2, 3
1, 2, 3
-15
2.0
3.0
1.0
M
AX
15
6.0
9.0
3.0
T
EST
L
IMITS
T
A
= 125°C
M
IN
-15
2.0
3.0
1.0
M
AX
15
6.0
9.0
3.0
T
A
=-55°C
M
IN
-15
2.0
3.0
1.0
M
AX
15
6.0
9.0
3.0
V
k
Ω
k
Ω
k
Ω
k
Ω
k
Ω
k
Ω
U
NITS
Memory
Negative or Spare Output, On- V
IN
= 5V
Resistance,
I
OUT
= -1.0mA
5V, R
NS(ON)
Bypass Output, On-Resis-
tance, -5V, R
BP(ON)
Positive Output, On-Resis-
tance, -5V, R
PO(ON)
V
IN
= -5V
I
OUT
= 1.0mA
V
IN
= -5V
I
OUT
= 1.0mA
1, 2, 3
1, 2, 3
1, 2, 3
2.0
3.0
1.0
6.0
9.0
3.0
2.0
3.0
1.0
6.0
9.0
4.0
2.0
3.0
1.0
6.0
9.0
4.0
Negative or Spare Output, On- V
IN
= -5V
Resistance,
I
OUT
= 1.0mA
-5V, R
NS(ON)
Input Leakage Current, LA0,
All unused pins = Ground
LA1, LA2, HA0, LIEN, Address
or Enable Pins, I
AH
, I
AL
Input Leakage Current, All
Other Address or Enable Pins
I
AH,
I
AL
Leakage Current into MUX
Input Channels, AINxx, GRINx,
SP1INx, SP2INx, CASINx,
+I
S(OFF)
Leakage Current into MUX
Input Channels, AINxx, GRINx,
SP1INx, SP2INx, CASINx, -
I
S(OFF)
All unused pins =
Ground
V
IN
= 10V,
All enables = 4.0V
All unused inputs &
outouts = -10V
V
IN
= -10V
All enables = 4.0V
All unused inputs &
outputs = +10V
1, 2, 3
-100
100
-200
200
-200
200
nA
1, 2, 3
-100
100
-200
200
-200
200
nA
1, 2, 3
-20
20
-100
100
-100
100
nA
1, 2, 3
-20
20
-100
100
-100
100
nA
06.17.02 REV 5
All data sheets are subject to change without notice
5
©2021 Maxwell Technologies
All rights reserved.
ARM技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
