Philips Semiconductors
Product specification
18-bit universal bus transceiver (3-State)
74ABT16501A
74ABTH16501A
FEATURES
•
18-bit bidirectional bus interface
•
3-State buffers
•
Output capability: +64mA/-32mA
•
TTL input and output switching levels
•
74ABTH16501A incorporates bus-hold data inputs which
eliminate the need for external pull-up resistors to hold unused
inputs
DESCRIPTION
The 74ABT16501A high-performance BiCMOS device combines low
static and dynamic power dissipation with high speed and high
output drive.
This device is an 18-bit universal transceiver featuring non-inverting
3-State bus compatible outputs in both send and receive directions.
Data flow in each direction is controlled by output enable (OEAB and
OEBA), latch enable (LEAB and LEBA), and clock (CPAB and
CPBA) inputs. For A-to-B data flow, the device operates in the
transparent mode when LEAB is High. When LEAB is Low, the A
data is latched if CPAB is held at a High or Low logic level. If LEAB
is Low, the A-bus data is stored in the latch/flip-flop on the
Low-to-High transition of CPAB. When OEAB is High, the outputs
are active. When OEAB is Low, the outputs are in the
high-impedance state.
Data flow for B-to-A is similar to that of A-to-B but uses OEBA,
LEBA and CPBA. The output enables are complimentary (OEAB is
active High, and OEBA is active Low).
Active bus-hold circuitry is provided to hold unused or floating data
inputs at a valid logic level.
Two options are available, 74ABT16501A which does not have the
bus-hold feature and 74ABTH16501A which incorporates the
bus-hold feature.
•
Live insertion/extraction permitted
•
Power-up reset
•
Power-up 3-State
•
Positive edge-triggered clock inputs
•
Latch-up protection exceeds 500mA per JEDEC Std 17
•
ESD protection exceeds 2000V per MIL STD 883 Method 3015
and 200V per Machine Model
•
Flexible operation permits 18 embedded D-type latches or
flip-flops to operate in clocked, transparent, and latched modes.
QUICK REFERENCE DATA
SYMBOL
t
PLH
t
PHL
C
IN
C
I/O
I
CCZ
I
CCL
PARAMETER
Propagation delay
An to Bn or Bn to An
Input capacitance (Control pins)
I/O pin capacitance
Quiescent supply current
CONDITIONS
T
amb
= 25°C; GND = 0V
C
L
= 50pF;
V
CC
= 5V
V
I
= 0V or V
CC
Outputs disabled; V
I/O
= 0V or V
CC
Outputs disabled; V
CC
= 5.5V
Outputs low; V
CC
= 5.5V
TYPICAL
2.2
1.8
3
7
500
9
UNIT
ns
pF
pF
µA
mA
ORDERING INFORMATION
PACKAGES
56-Pin Plastic SSOP Type III
56-Pin Plastic TSSOP Type II
56-Pin Plastic SSOP Type III
56-Pin Plastic TSSOP Type II
TEMPERATURE RANGE
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH AMERICA
74ABT16501A DL
74ABT16501A DGG
74ABTH16501A DL
74ABTH16501A DGG
NORTH AMERICA
BT16501A DL
BT16501A DGG
BH16501A DL
BH16501A DGG
DWG NUMBER
SOT371-1
SOT364-1
SOT371-1
SOT364-1
1998 Feb 27
2
853-1788 19027
Philips Semiconductors
Product specification
18-bit universal bus transceiver (3-State)
74ABT16501A
74ABTH16501A
FUNCTION TABLE
INPUTS
OEAB
L
L
L
L
L
L
H
H
H
H
H
H
H
H
LEAB
H
↓
↓
L
L
L
H
H
↓
↓
L
L
L
L
CPAB
X
X
X
H or L
↑
↑
X
X
X
X
↑
↑
H or L
H or L
An
X
h
I
X
h
I
H
L
h
I
h
I
X
X
X
H
L
NC
H
L
H
L
H
L
H
L
H
L
Internal
Registers
OUTPUTS
OPERATING MODE
Bn
Z
Z
Disabled,
Disabled Latch data
Z
Z
Z
Disabled,
Disabled Clock data
Z
H
Trans arent
Transparent
L
H
Latch data & dis lay
display
L
H
Clock data & display
dis lay
L
H
Hold data & display
dis lay
L
NOTE:
A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.
H = High voltage level
h = High voltage level one set-up time prior to the Enable or Clock transition
L = Low voltage level
I = Low voltage level one set-up time prior to the Enable or Clock transition
NC= No Change
X = Don’t care
Z = High Impedance ”off” state
↓
= High-to-Low Enable or Clock transition
↑
= Low-to-High Clock transition
Disabled, Hold data
Disabled
1998 Feb 27
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
