Philips Semiconductors
Product specification
Thyristors
BT151U series C
GENERAL DESCRIPTION
Passivated thyristors in a plastic
envelope, intended for use in
applications
requiring
high
bidirectional blocking voltage
capability and high thermal cycling
performance. Typical applications
include motor control, industrial
and domestic lighting, heating and
static switching.
QUICK REFERENCE DATA
SYMBOL
V
DRM
,
V
RRM
I
T(AV)
I
T(RMS)
I
TSM
PARAMETER
BT151U-
Repetitive peak off-state
voltages
Average on-state current
RMS on-state current
Non-repetitive peak
on-state
current
MAX.
500C
500
7.5
12
100
MAX.
650C
650
7.5
12
100
MAX.
800C
800
7.5
12
100
UNIT
V
A
A
A
PINNING - SOT533, (I-PAK)
PIN
NUMBER
1
2
3
tab
DESCRIPTION
cathode
anode
gate
PIN CONFIGURATION
SYMBOL
a
k
1
2
3
MBK915
g
anode
Top view
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 60134).
SYMBOL
PARAMETER
CONDITIONS
MIN.
-
half sine wave; T
mb
≤
104 ˚C
all conduction angles
half sine wave; T
j
= 25 ˚C prior to
surge
t = 10 ms
t = 8.3 ms
t = 10 ms
I
TM
= 20 A; I
G
= 50 mA;
dI
G
/dt = 50 mA/µs
-
-
-
-
-
-
-
-
-
-
-40
-
MAX.
-500C -650C -800C
500
1
650
1
800
7.5
12
100
110
50
50
2
5
5
0.5
150
125
UNIT
V
A
A
A
A
A
2
s
A/µs
A
V
W
W
˚C
˚C
V
DRM
, V
RRM
Repetitive peak off-state
voltages
I
T(AV)
I
T(RMS)
I
TSM
Average on-state current
RMS on-state current
Non-repetitive peak
on-state current
I
2
t
dI
T
/dt
I
GM
V
RGM
P
GM
P
G(AV)
T
stg
T
j
I
2
t for fusing
Repetitive rate of rise of
on-state current after
triggering
Peak gate current
Peak reverse gate voltage
Peak gate power
Average gate power
over any 20 ms period
Storage temperature
Junction temperature
1
Although not recommended, off-state voltages up to 800V may be applied without damage, but the thyristor may
switch to the on-state. The rate of rise of current should not exceed 15 A/µs.
April 2004
1
Rev 1.000
Philips Semiconductors
Product specification
Thyristors
BT151U series C
THERMAL RESISTANCES
SYMBOL
R
th j-mb
R
th j-a
PARAMETER
CONDITIONS
MIN.
-
-
TYP.
-
70
MAX.
1.3
-
UNIT
K/W
K/W
K/W
Thermal resistance
junction to mounting base
Thermal resistance
in free air
junction to ambient
STATIC CHARACTERISTICS
T
j
= 25 ˚C unless otherwise stated
SYMBOL
I
GT
I
L
I
H
V
T
V
GT
I
D
, I
R
PARAMETER
Gate trigger current
Latching current
Holding current
On-state voltage
Gate trigger voltage
Off-state leakage current
CONDITIONS
V
D
= 12 V; I
T
= 0.1 A
V
D
= 12 V; I
GT
= 0.1 A
V
D
= 12 V; I
GT
= 0.1 A
I
T
= 23 A
V
D
= 12 V; I
T
= 0.1 A
V
D
= V
DRM(max)
; I
T
= 0.1 A; T
j
= 125 ˚C
V
D
= V
DRM(max)
; V
R
= V
RRM(max)
; T
j
= 125 ˚C
MIN.
-
-
-
-
-
0.25
-
TYP.
2
10
7
1.44
0.6
0.4
0.1
MAX.
15
40
20
1.75
1.5
-
0.5
UNIT
mA
mA
mA
V
V
V
mA
DYNAMIC CHARACTERISTICS
T
j
= 25 ˚C unless otherwise stated
SYMBOL
dV
D
/dt
PARAMETER
Critical rate of rise of
off-state voltage
Gate controlled turn-on
time
Circuit commutated
turn-off time
CONDITIONS
V
DM
= 67% V
DRM(max)
; T
j
= 125 ˚C;
exponential waveform
Gate open circuit
R
GK
= 100
Ω
I
TM
= 40 A; V
D
= V
DRM(max)
; I
G
= 0.1 A;
dI
G
/dt = 5 A/µs
V
D
= 67% V
DRM(max)
; T
j
= 125 ˚C;
I
TM
= 20 A; V
R
= 25 V; dI
TM
/dt = 30 A/µs;
dV
D
/dt = 50 V/µs; R
GK
= 100
Ω
MIN.
TYP.
MAX.
UNIT
t
gt
t
q
50
200
-
-
130
1000
2
70
-
-
-
-
V/µs
V/µs
µs
µs
April 2004
2
Rev 1.000
Philips Semiconductors
Product specification
Thyristors
BT151U series C
15
Ptot
(W)
10
conduction
angle
form
factor
105.5
(α)
30
30˚
60˚
90˚
120˚
180˚
120
100
80
60
ITSM / A
IT
ITSM
(a)
4
4.0
2.8
2.2
1.9
1.57
a = 1.57
1.9
2.2
2.8
4
Tmb(max)
(°C)
112
time
T
Tj initial = 25 C max
5
α
118.5
40
20
0
0
2
4
6
IT(AV) (A)
8
125
0
1
10
100
Number of half cycles at 50Hz
1000
Fig.1. Maximum on-state dissipation, P
tot
, versus
average on-state current, I
T(AV)
, where
a = form factor = I
T(RMS)
/ I
T(AV)
.
Fig.4. Maximum permissible non-repetitive peak
on-state current I
TSM
, versus number of cycles, for
sinusoidal currents, f = 50 Hz.
1000
ITSM / A
25
IT(RMS) / A
20
dI
T
/dt limit
100
I TSM
T
time
15
IT
10
5
Tj initial = 25 C max
10
10us
100us
T/s
1ms
10ms
0
0.01
0.1
1
surge duration / s
10
Fig.2. Maximum permissible non-repetitive peak
on-state current I
TSM
, versus pulse width t
p
, for
sinusoidal currents, t
p
≤
10ms.
Fig.5. Maximum permissible repetitive rms on-state
current I
T(RMS)
, versus surge duration, for sinusoidal
currents, f = 50 Hz; T
mb
≤
100 ˚C.
VGT(Tj)
VGT(25 C)
15
IT(RMS)
(A)
10
104 ˚C
1.6
1.4
1.2
1
5
0.8
0.6
0
-50
0
50
100
Tmb (°C)
150
0.4
-50
0
50
Tj / C
100
150
Fig.3. Maximum permissible rms current I
T(RMS)
,
versus mounting base temperature T
mb
.
Fig.6. Normalised gate trigger voltage
V
GT
(T
j
)/ V
GT
(25˚C), versus junction temperature T
j
.
April 2004
3
Rev 1.000
Philips Semiconductors
Product specification
Thyristors
BT151U series C
3
2.5
2
1.5
1
0.5
IGT(Tj)
IGT(25 C)
30
IT
(A)
20
Tj = 125
°C
Tj = 25
°C
typ
max
10
Vo = 1.06 V
Rs = 0.0304 ohms
0
-50
0
50
Tj / C
100
150
0
0
0.5
1
1.5
VT (V)
2
Fig.7. Normalised gate trigger current
I
GT
(T
j
)/ I
GT
(25˚C), versus junction temperature T
j
.
IL(Tj)
IL(25 C)
Fig.10. Typical and maximum on-state characteristic.
3
2.5
2
BT145
10
Zth(j-mb)
(K/W)
1
0.1
1.5
1
0.5
0
-50
0.001
10us
P
D
tp
0.01
t
0
50
Tj / C
100
150
0.1ms
1ms
10ms
0.1s
1s
tp (s)
10s
Fig.8. Normalised latching current I
L
(T
j
)/ I
L
(25˚C),
versus junction temperature T
j
.
IH(Tj)
IH(25 C)
Fig.11. Transient thermal impedance Z
th j-mb
, versus
pulse width t
p
.
dVD/dt (V/us)
10000
3
2.5
1000
2
RGK = 100 Ohms
1.5
1
0.5
0
-50
10
100
gate open circuit
0
50
Tj / C
100
150
0
50
Tj / C
100
150
Fig.9. Normalised holding current I
H
(T
j
)/ I
H
(25˚C),
versus junction temperature T
j
.
Fig.12. Typical, critical rate of rise of off-state voltage,
dV
D
/dt versus junction temperature T
j
.
April 2004
4
Rev 1.000
Philips Semiconductors
Product specification
Thyristors
BT151U series C
MECHANICAL DATA
Plastic single-ended package (Philips version of I-PAK); 3 leads (in-line)
SOT533
E
E1
D1
mounting
base
D
A1
A
Q
L
1
e1
e
2
b
3
w
M
c
0
2.5
scale
5 mm
DIMENSIONS (mm are the original dimensions)
UNIT
mm
A
2.38
2.22
A1
0.89
0.71
b
c
D
7.28
6.94
D1
1.06
0.96
E
6.73
6.47
E
1
5.36
5.26
e
e1
L
9.8
9.4
Q
1.00
1.10
0.89 0.56
0.71 0.46
4.57 2.285
OUTLINE
VERSION
SOT533
REFERENCES
IEC
JEDEC
TO-251
EIAJ
EUROPEAN
PROJECTION
ISSUE DATE
99-02-18
Fig.13. SOT533, (I-PAK). Pin 2 connected to mounting base.
April 2004
5
Rev 1.000
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
