电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

Y4485V0071QQ0W

产品描述Ultra High Precision Bulk Metal® Z-Foil Surface Mount Voltage Divider
文件大小160KB,共5页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 全文预览

Y4485V0071QQ0W概述

Ultra High Precision Bulk Metal® Z-Foil Surface Mount Voltage Divider

文档预览

下载PDF文档
DSMZ (Z-Foil)
Vishay Foil Resistors
Ultra High Precision Bulk Metal
®
Z-Foil Surface Mount Voltage
Divider, TCR Tracking of < 0.1 ppm/°C, PCR of ± 5 ppm
at Rated Power and Stability of ± 0.005 % (50 ppm)
FEATURES
Temperature Coefficient of Resistance (TCR):
Any value at any ratio available within resistance range
INTRODUCTION
Bulk Metal
®
Z-Foil Technology out-performs all other resistor
technologies available today for applications that require
ultra-high precision and ultra-high stabilitly.
The Z-Foil technology provides a significant reduction of the
resistive element’s sensitivity to ambient temperature
variations (TCR) and to self heating when power is applied
(power coefficient).
The DSMZ offers low TCR (both absolute and tracking), low
PCR, excellent load life stability, tight tolerance match,
excellent ratio stability, low thermal EMF, and low current
noise - all in one package.
The
DSMZ
surface mount divider provides a matched pair of
Bulk Metal
®
Z-Foil Resistors in a small epoxy molded
package. The electrical specification of this integrated
construction offers improved performance and better real
estate utilization over discrete resistors and matched pairs.
Our Application Engineering Department is available to advise
and make recommendations. For non-standard technical
requirements and special applications, please contact us.
IM
PR
O
VE
D
Absolute: ± 0.05 ppm/°C typical (0 °C to + 60 °C)
Pb-free
Available
± 0.2 ppm/°C typical
(- 55 °C to + 125 °C, + 25 °C Ref.)
RoHS*
COMPLIANT
Tracking: 0.1 ppm/°C typical
Power Coefficient Tracking
“ΔR due to self heating”: ± 5 ppm at Rated Power
Power Rating at 70 °C: Entire Package: 0.1 W
Each Resistor: 0.05 W
Tolerance: Absolute: ± 0.02 %; Match: 0.01 %
Ratio Stability: 0.005 % (0.05 W at 70 °C, 2000 hours)
Resistance Range: 100
Ω
to 10 kΩ per resistor
Large Variety of Resistance Ratios: 1:100
Electrostatic Discharge (ESD) above 25 000 V
Short Time Overload
0.005 %
Non Inductive, Non Capacitive Design
Rise Time: 1.0 ns without ringing
Current Noise: < - 40 dB
Thermal EMF: 0.05 µV/°C typical
Voltage Coefficient: < 0.1 ppm/V
Non Inductive: < 0.08 µH
Non Hot Spot Design
Terminals: silver coated copper alloy
For better performances, please contact Application
Engineering
R
2
TABLE 1 - RESISTANCE VALUES AND TOLERANCES
1)
RESISTANCE VALUES
100
Ω
- 10 kΩ per resistor
2)
ABSOLUTE TOLERANCE
EACH RESISTOR
RESISTANCE
TOLERANCE MATCH
TCR
± 0.02 %, ± 0.05 %, ± 0.1 %
0.01 %, 0.02 %, 0.05 %
Absolute: (typical and maximum
spread): ± 0.2 ± 2.0 ppm/°C
Tracking: (maximum)
For R1/R2 = 1
For 1 < R1/R2
10
- 55 °C to + 125 °C
(+ 25 °C reference)
0.5 ppm/°C
1.0 ppm/°C
Notes
1. Tighter performances are available
2. 100
Ω
to 20 kΩ per resistor available in DSM
FIGURE 1 - SCHEMATIC
R
1
R
2
Percent of Rated Wattage
For 10 < R1/R2
100 2.0 ppm/°C
OPTION 1
SAME OHMIC VALUE,
SAME ABSOLUTE TOLERANCE
OPTION 2
RESISTOR PAIR
R
1
/R
2
- DIFFERENT VALUES
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 63121
Revision: 06-Aug-07
For any questions, contact: foil@vishay.com
www.vishay.com
1
PR
O
DU
CT
APPLICATIONS
Instrumentation amplifiers
Bridge networks
Differential amplifiers
Ratio arms in bridge circuits
Medical and test equipment
Military
Airborne etc.
R
1
Vin
-
Vout
+
DSMZ
FIGURE 2 - POWER DERATING CURVE
110
100
90
80
70
60
50
40
30
20
10
0
- 60 - 40
- 55
- 20
0
20
40
60
70
80
100
120 140
125
Ambient Temperature (°C)
总结一些接地环路
接地环路像是“神奇生物”一样,鬼魅一般的出现,又鬼魅般的消失,只在你的示波器上留下一道痕迹。在正常使用电子设备的时候,你可能不知道接地环路什么时候发生,但一些现象可以帮你判断是 ......
qwqwqw2088 模拟与混合信号
LM1875带前级设计
:)...
枫亭幽竹 Microchip MCU
hello
新人报道贴....
518josh Linux开发
倒立式132kV电流互感器首次打入国际市场
http://www.eecce.com   2006-7-28 10:59:42  [中国机电企业网] 日前,河北保定天威互感器有限公司出口伊朗阿拉克电解铝厂的四台倒立式132kV电流互感器,经过各项试验检 ......
fighting 模拟电子
FPGA各管脚含义
用户I/O:不用解释了。 配置管脚: MSEL 用于选择配置模式,比如AS、PS等。 DATA0 FPGA串行数据输入,连接到配置器件的串行数据输出管脚。 DCLK FPGA串行时钟输出,为配置器件 ......
白丁 FPGA/CPLD
在DS1302上遇到点麻烦,求各位大虾看看程序
这个是我的DS1302 谁帮我试下,SCLK=P1^0,IO=P1^1,REST=P1^2;数码管段是P3口,位是P2^0-P2^3,可是我显示出来的是1100,不知道怎么回事,帮我改下 谢谢#include<reg51.h>#include <intrin ......
ylf175300 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 427  2869  1925  2843  2659  43  16  26  31  4 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved