IDT74FCT162H244AT/CT
FAST CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
FAST CMOS 16-BIT
BUFFER/LINE DRIVER
IDT74FCT162H244AT/CT
FEATURES:
•
•
•
•
•
0.5 MICRON CMOS Technology
High-speed, low-power CMOS replacement for ABT functions
Typical t
SK(o)
(Output Skew) < 250ps
Low input and output leakage
≤
1µA (max.)
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
• Bus-Hold retains last active bus state during 3-state
• Eliminates the need for external pull up resistors
• Available in TSSOP and SSOP packages
DESCRIPTION:
The FCT162H244T 16-Bit Buffer/Line Driver is for bus interface or signal
buffering applications requiring high speed and low power dissipation. These
devices have a flow through pin organization, and shrink packaging to simplify
board layout. All inputs are designed with hysteresis for improved noise margin.
The three-state controls allow independent 4-bit, 8-bit or combined 16-bit
operation. These parts are plug in replacements for 74ABT16244 where higher
speed, lower noise or lower power dissipation levels are desired.
The FCT162H244T has "Bus-Hold" which retains the input's last state
whenever the input goes to high impedance. This prevents "floating" inputs and
eliminates the need for pull-up/down resistors.
FUNCTIONAL BLOCK DIAGRAM
1
OE
3
OE
1
A
1
1
A
2
1
Y
1
3
A
1
3
A
2
3
Y
1
3
Y
2
1
Y
2
1
A
3
1
A
4
1
Y
3
3
A
3
3
Y
3
3
Y
4
1
Y
4
3
A
4
2
OE
4
OE
2
A
1
2
A
2
2
A
3
2
Y
1
4
A
1
4
A
2
4
A
3
4
Y
1
4
Y
2
4
Y
3
2
Y
2
2
Y
3
2
Y
4
2
A
4
4
A
4
4
Y
4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
© 2002 Integrated Device Technology, Inc.
MAY 2002
DSC-5463/2
IDT74FCT162H244AT/CT
FAST CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
1
OE
1
Y
1
1
Y
2
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Description
Terminal Voltage with Respect to GND
Terminal Voltage with Respect to GND
Storage Temperature
DC Output Current
Max
–0.5 to 7
–0.5 to V
CC
+0.5
–65 to +150
–60 to +120
Unit
V
V
°C
mA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
V
TERM
(2)
2
OE
1
A
1
1
A
2
V
TERM
(3)
T
STG
I
OUT
GND
1
Y
3
1
Y
4
GND
1
A
3
1
A
4
V
CC
2
Y
1
2
Y
2
V
CC
2
A
1
2
A
2
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXX Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT and FCT166XXXT.
CAPACITANCE
(T
A
= +25°C, f = 1.0MHz)
Symbol
C
IN
C
OUT
Parameter
(1)
Input Capacitance
Output Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Typ.
3.5
3.5
Max.
6
8
Unit
pF
pF
GND
2
Y
3
2
Y
4
3
Y
1
3
Y
2
GND
2
A
3
2
A
4
3
A
1
3
A
2
NOTE:
1. This parameter is measured at characterization but not tested.
PIN DESCRIPTION
Pin Names
xOE
xAx
xYx
Description
3-State Outputs Enable Input (Active LOW)
Data Inputs
(1)
3-State Outputs
GND
3
Y
3
3
Y
4
GND
3
A
3
3
A
4
V
CC
4
Y
1
4
Y
2
V
CC
4
A
1
4
A
2
NOTE:
1. These pins have “Bus-hold”. All other pins are standard inputs, outputs, or I/Os.
FUNCTION TABLE
(1, 2)
Inputs
xOE
L
L
H
NOTES:
1. H = HIGH Voltage Level
X = Don’t Care
L = LOW Voltage Level
Z = High-Impedance
GND
4
Y
3
4
Y
4
4
OE
GND
4
A
3
4
A
4
3
OE
Output
xAx
L
H
X
xYx
L
H
Z
SSOP/ TSSOP
TOP VIEW
2
IDT74FCT162H244AT/CT
FAST CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: T
A
= –40°C to +85°C, V
CC
= 5.0V ±10%
Symbol
V
IH
V
IL
I
IH
Parameter
Input HIGH Level
Input LOW Level
Input
Standard Input
(5)
HIGH
Standard I/O
(5)
Current
(4)
Bus-hold Input
Bus-hold I/O
Input
Standard Input
(5)
LOW
Standard I/O
(5)
Current
(4)
Bus-hold Input
Bus-hold I/O
Bus-hold Sustain
Bus-hold Input
Current
(4)
High Impedance Output Current
(3-State Output pins)
(5, 6)
Clamp Diode Voltage
Short Circuit Current
Input Hysteresis
Quiescent Power Supply Current
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= Max.
V
I
= V
CC
Min.
2
—
—
—
—
—
—
—
—
—
–50
50
—
—
—
–80
—
—
Typ.
(2)
—
—
—
—
—
—
—
—
—
—
—
—
—
—
–0.7
–140
100
5
Max.
—
0.8
±1
±1
±100
±100
±1
±1
±100
±100
—
—
±1
±1
–1.2
–250
—
500
Unit
V
V
µA
I
IL
V
I
= GND
I
BHH
I
BHL
I
OZH
I
OZL
V
IK
I
OS
V
H
I
CCL
I
CCH
I
CCZ
V
CC
= Min.
V
I
= 2.0V
V
I
= 0.8V
V
CC
= Max.
V
O
= 2.7V
V
O
= 0.5V
V
CC
= Min., I
IN
= –18mA
V
CC
= Max., V
O
= GND
(3)
—
V
CC
= Max.
V
IN
= GND or V
CC
µA
µA
V
mA
mV
µA
OUTPUT DRIVE CHARACTERISTICS
Symbol
I
ODL
I
ODH
V
OH
V
OL
Parameter
Output LOW Current
Output HIGH Current
Output HIGH Voltage
Output LOW Voltage
Test Conditions
(1)
V
CC
= 5V, V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
V
CC
= 5V, V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
V
CC
= Min.
V
IN
= V
IH
or V
IL
V
CC
= Min.
V
IN
= V
IH
or V
IL
NOTES:
1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Duration of the condition can not exceed one second.
5. This test limit for this parameter is ±5µA at T
A
= –55°C.
6. Does not include Bus-hold I/O pins.
Min.
60
–60
Typ.
(2)
115
–115
3.3
0.3
Max.
200
–200
—
0.55
Unit
mA
mA
V
V
I
OH
= –24mA
I
OH
= 24mA
2.4
—
3
IDT74FCT162H244AT/CT
FAST CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
POWER SUPPLY CHARACTERISTICS
Symbol
∆I
CC
I
CCD
Parameter
Quiescent Power Supply Current
TTL Inputs HIGH
Dynamic Power Supply
Current
(4)
Test Conditions
(1)
V
CC
= Max.
V
IN
= 3.4V
(3)
V
CC
= Max.
Outputs Open
xOE = GND
One Input Toggling
50% Duty Cycle
V
CC
= Max.
Outputs Open
fi = 10MHz
50% Duty Cycle
xOE = GND
One Bit Toggling
V
CC
= Max.
Outputs Open
fi = 2.5MHz
50% Duty Cycle
xOE = GND
Sixteen Bits Toggling
Min.
—
—
Typ.
(2)
0.5
60
Max.
1.5
100
Unit
mA
µA/
MHz
V
IN
= V
CC
V
IN
= GND
I
C
Total Power Supply Current
(6)
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
—
0.6
1.5
mA
—
0.9
2.3
—
2.4
4.5
(5)
—
6.4
16.5
(5)
NOTES:
1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Per TTL driven input (V
IN
= 3.4V). All other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
CP
N
CP
/2 + fiNi)
I
CC
= Quiescent Current (I
CCL
, I
CCH
and I
CCZ
)
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
N
CP
= Number of Clock Inputs at f
CP
fi = Input Frequency
Ni = Number of Inputs at fi
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Symbol
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SK(o)
Parameter
Propagation Delay
xAx to xYx
Output Enable Time
Output Disable Time
Output Skew
(3)
Condition
(1)
C
L
= 50pF
R
L
= 500Ω
FCT162H244AT
Min.
(2)
Max.
1.5
4.8
1.5
1.5
—
6.2
5.6
0.5
FCT162H244CT
Min.
(2)
Max.
1.5
3.6
1.5
1.5
—
4.4
4.1
0.5
Unit
ns
ns
ns
ns
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4
IDT74FCT162H244AT/CT
FAST CMOS 16-BIT BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
V
CC
500
Ω
V
IN
Pulse
Generator
D.U.T.
50pF
R
T
C
L
500
Ω
V
O UT
7.0V
SWITCH POSITION
Test
Open Drain
Disable Low
Enable Low
All Other Tests
Switch
Closed
Open
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse Generator.
Test Circuits for All Outputs
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
DATA
INPUT
t
SU
TIMING
INPUT
ASYNCHRONOUS CONTROL
PRESET
CLEAR
ETC.
SYNCHRONOUS CONTROL
PRESET
CLEAR
CLOCK ENABLE
ETC.
t
RE M
t
H
LOW -HIGH-LOW
PULSE
t
W
HIGH-LOW -HIGH
PULSE
1.5V
1.5V
t
SU
t
H
Pulse Width
Set-up, Hold, and Release Times
ENAB LE
SAM E PHASE
INPUT TRANSITION
t
PLH
OUTPUT
t
PLH
OPPOSITE PHASE
INPUT TRANSITION
t
PH L
t
PH L
3V
1.5V
0V
V
OH
1.5V
V
OL
3V
1.5V
0V
DISABLE
3V
CONTROL
INPUT
t
PZL
OUTPUT
NORM ALLY
LOW
SW ITCH
CLOSED
t
PZH
OUTPUT
NORM ALLY
HIGH
SW ITCH
OPEN
3.5V
1.5V
0.3V
t
PHZ
0.3V
1.5V
0V
0V
V
OH
t
PLZ
1.5V
0V
3.5V
V
OL
Propagation Delay
Enable and Disable Times
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate
≤
1.0MHz; t
F
≤
2.5ns; t
R
≤
2.5ns.
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
