电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY74FCT162H245TPVC

产品描述Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, 0.025 INCH PITCH, SSOP-48
产品类别逻辑    逻辑   
文件大小138KB,共7页
制造商Cypress(赛普拉斯)
下载文档 详细参数 全文预览

CY74FCT162H245TPVC概述

Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, 0.025 INCH PITCH, SSOP-48

CY74FCT162H245TPVC规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Cypress(赛普拉斯)
零件包装代码SSOP
包装说明SSOP, SSOP48,.4
针数48
Reach Compliance Code_compli
其他特性WITH DIRECTION CONTROL
控制类型COMMON CONTROL
计数方向BIDIRECTIONAL
系列FCT
JESD-30 代码R-PDSO-G48
JESD-609代码e0
长度15.875 mm
负载电容(CL)50 pF
逻辑集成电路类型BUS TRANSCEIVER
最大I(ol)0.024 A
位数8
功能数量2
端口数量2
端子数量48
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE WITH SERIES RESISTOR
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码SSOP
封装等效代码SSOP48,.4
封装形状RECTANGULAR
封装形式SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度)NOT SPECIFIED
电源5 V
Prop。Delay @ Nom-Su7 ns
传播延迟(tpd)7 ns
认证状态Not Qualified
座面最大高度2.794 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.635 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
翻译N/A
宽度7.5 mm
Base Number Matches1

文档预览

下载PDF文档
445T/2
fax id: 7041
CY74FCT16245T/2245T
CY74FCT16445T/2H245T
16-Bit Transceiver
Features
Low power, pin-compatible replacement for ABT
functions
FCT-E speed at 3.2 ns
Power-off disable outputs permits live insertion
Edge-rate control circuitry for significantly improved
noise characteristics
Typical output skew < 250 ps
ESD > 2000V
TSSOP (19.6-mil pitch) and SSOP (25-mil pitch)
packages
Industrial temperature range of –40°C to +85°C
V
CC
= 5V
±
10%
CY74FCT162H245T Features:
Bus hold on data inputs
Eliminates the need for external pull-up or pull-down
resistors
Functional Description
These 16-bit transceivers are designed for use in bidirectional
synchronous communication between two buses, where high
speed and low power are required. With the exception of the
CY74FCT16245T, these devices can be operated either as two
independent octals or a single 16-bit transceiver. Direction of
data flow is controlled by (DIR), the Output Enable (OE) trans-
fers data when LOW and isolates the buses when HIGH. The
output buffers are designed with power off disable capability to
allow for live insertion of boards.
The CY74FCT16245T is ideally suited for driving
high-capacitance loads and low-impedance backplanes.
The CY74FCT162245T has 24-mA balanced output drivers
with current limiting resistors in the outputs. This reduces the
need for external terminating resistors and provides for minimal
undershoot
and
reduced
ground
bounce.
The
CY74FCT162245T is ideal for driving transmission lines.
The CY74FCT16445T is designed for 16-bit operation, reduc-
ing control lines from two OE and two DIR pins to one OE and
one DIR pin to reduce loading.
The CY74FCT162H245T is a 24-mA balanced output part that
has bus hold on the data inputs. The device retains the input’s
last state whenever the input goes to high impedance. This
eliminates the need for pull-up/down resistors and prevents
floating inputs.
CY74FCT16245T Features:
64 mA sink current, 32 mA source current
Typical V
OLP
(ground bounce)<1.0V at V
CC
= 5V,
T
A
= 25°C
CY74FCT162245T Features:
Balanced output drivers: 24 mA
Reduced system switching noise
Typical V
OLP
(ground bounce) <0.6V at V
CC
= 5V,
T
A
= 25°C
CY74FCT16445T Features:
64 mA sink current, 32 mA source current
Reduces system loading
Logic Block Diagrams CY74FCT16245T,CY74FCT162245T,
CY74FCT162H245T
1
DIR
1
OE
1
A
1
1
B
1
1
A
2
1
B
2
1
A
3
1
B
3
1
A
4
1
B
4
1
A
5
1
B
5
1
A
6
1
B
6
1
A
7
1
B
7
1
A
8
1
B
8
2
A
8
2
B
8
2
A
7
2
B
7
2
A
6
2
B
6
2
A
5
2
B
5
2
A
4
2
B
4
2
A
3
2
B
3
2
A
2
2
B
2
2
A
1
2
B
1
2
DIR
2
OE
Pin Configuration
SSOP/TSSOP
Top View
1
DIR
1
B
1
1
B
2
1
2
3
4
5
6
48
47
46
45
44
43
1
OE
1
A
1
1
A
2
GND
1
B
3
1
B
4
GND
1
A
3
1
A
4
V
CC
1
B
5
1
B
6
GND
1
B
7
1
B
8
2
B
1
2
B
2
7 16245T 42
8 162245T 41
162H2455T
9
40
10
39
11
12
13
14
15
16
17
18
19
20
21
22
23
24
38
37
36
35
34
33
32
31
30
29
28
27
26
25
V
CC
1
A
5
1
A
6
GND
1
A
7
1
A
8
2
A
1
2
A
2
GND
2
B
3
2
B
4
V
CC
2
B
5
2
B
6
GND
2
A
3
2
A
4
V
CC
2
A
5
2
A
6
GND
2
B
7
2
B
8
2
DIR
GND
2
A
7
2
A
8
2
OE
FCT16245–1
FCT16245–2
FCT16245–3
Cypress Semiconductor Corporation
3901 North First Street
San Jose
• CA 95134 •
408-943-2600
July 1994 – Revised October 30, 1997
利用MSP430的自动胀管控制器研制
胀管机是针对冷凝器、冷油器、加热器、换热器中各类管材与管板胀接需要而设计开发的一种专用设备。其控制器的基本原理是用驱动电机(又称驱动马达、胀管机头)的工作电流来标定所加载的负荷,即驱 ......
Jacktang 微控制器 MCU
DIY示波器2.0——下一步所需做的工作
一周后,所有制作的板子都将回来: 目前正在着手进行的任务为: 1、器件的采购; 2、在Altera提供的CY3的开发板上进行代码的编写和初步试验,待板子回来后进行验证。 届时,期待大家的 ......
莫恩 DIY/开源硬件专区
高薪招聘嵌入式开发人员!!
欢迎满足以下条件之一的有识之士与我们联系,公司网址: www.nerc.com.cn,发送简历邮箱地址:whl668@epri.ac.cn。 1.具有2年以上电力行业嵌入式产品开发经验。 ......
hecf034 嵌入式系统
【GD32L233C-START评测】Part1:开箱有意外?
1、介绍 由于个人问题,所以最近才拿到板子,不过不影响测评哈,在申请之前,大概了解了一下【GD32L233C-START】评估板,不过当时没有仔细了解,结果不知道这块板子上的芯片供电居然不能断开 ......
PowerWorld GD32 MCU
[记录]ARM,Linux,搭建一个字符设备驱动程序的框架(慢慢改进)
本帖最后由 ywlzh 于 2016-7-23 21:41 编辑 在我看来,Linux内核开发,有两步,第一步,不管是字符设备驱动程序,还是块设备驱动程序,还是网络设备驱动程序,都需要一个空的框架,第二步 ......
ywlzh ARM技术
FAQ_关于BlueNRG-2在低功耗模式下端口保持的问题
本文作者:ST工程师Weisheng CHEN 点击下载pdf文档查看:447582 关键字 :BlueNRG-2, GPIO, 端口保持. 问题 客户在设计基于BlueNRG-2芯片的低功耗蓝牙产品时,通常也会将BlueNR ......
nmg 意法半导体-低功耗射频

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 325  1782  2625  270  1907  7  36  53  6  39 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved