VSK.71, .91..PbF Series
Vishay High Power Products
Thyristor/Diode and Thyristor/Thyristor
(ADD-A-PAK
TM
Generation 5 Power Modules), 75/95 A
FEATURES
• High voltage
• Industrial standard package
• Thick copper baseplate
• UL E78996 approved
• 3500 V
RMS
isolating voltage
• Totally lead (Pb)-free
• Designed and qualified for industrial level
ADD-A-PAK
TM
RoHS
COMPLIANT
BENEFITS
PRODUCT SUMMARY
I
T(AV)
or I
F(AV)
75/95 A
• Up to 1600 V
• Fully compatible TO-240AA
• High surge capability
• Easy mounting on heatsink
• Al
2
0
3
DBC insulator
• Heatsink grounded
MECHANICAL DESCRIPTION
The Generation 5 of ADD-A-PAK
TM
modules combine the
excellent thermal performance obtained by the usage of
Direct Bonded Copper substrate with superior mechanical
ruggedness, thanks to the insertion of a solid copper
baseplate at the bottom side of the device. The Cu baseplate
allows an easier mounting on the majority of heatsink with
increased tolerance of surface roughness and improved
thermal spread. The Generation 5 of AAP modules is
manufactured without hard mold, eliminating in this way any
possible direct stress on the leads.
The electrical terminals are secured against axial pull-out:
they are fixed to the module housing via a click-stop feature
already tested and proved as reliable on other Vishay HPP
modules.
ELECTRICAL DESCRIPTION
These modules are intended for general purpose high
voltage applications such as high voltage regulated power
supplies, lighting circuits, temperature and motor speed
control circuits, UPS and battery charger.
MAJOR RATINGS AND CHARACTERISTICS
SYMBOL
I
T(AV)
or I
F(AV)
I
O(RMS)
I
TSM,
I
FSM
I
2
t
I
2
√t
V
RRM
T
Stg
T
J
Range
CHARACTERISTICS
85 °C
As AC switch
50 Hz
60 Hz
50 Hz
60 Hz
VSK.71
75
165
1665
1740
13.86
12.56
138.6
400 to 1600
- 40 to 125
VSK.91
95
210
1785
1870
15.91
14.52
159.1
kA
2
s
kA
2
√s
V
°C
A
UNITS
Document Number: 94421
Revision: 24-Apr-08
For technical questions, contact: ind-modules@vishay.com
www.vishay.com
1
VSK.71, .91..PbF Series
Vishay High Power Products
ELECTRICAL SPECIFICATIONS
VOLTAGE RATINGS
TYPE NUMBER
VOLTAGE
CODE
04
06
08
VSK.71/.91
10
12
14
16
V
RRM
, MAXIMUM
REPETITIVE PEAK
REVERSE VOLTAGE
V
400
600
800
1000
1200
1400
1600
V
RSM
, MAXIMUM
NON-REPETITIVE PEAK
REVERSE VOLTAGE
V
500
700
900
1100
1300
1500
1700
V
DRM
, MAXIMUM REPETITIVE
PEAK OFF-STATE VOLTAGE,
GATE OPEN CIRCUIT
V
400
600
800
1000
1200
1400
1600
15
I
RRM,
I
DRM
AT 125 °C
mA
Thyristor/Diode and Thyristor/Thyristor
(ADD-A-PAK
TM
Generation 5 Power Modules),
75/95 A
ON-STATE CONDUCTION
PARAMETER
Maximum average on-state current
(thyristors)
Maximum average forward current
(diodes)
Maximum continuous RMS on-state current,
as AC switch
SYMBOL
I
T(AV)
I
F(AV)
I
O(RMS)
t = 10 ms
t = 8.3 ms
Maximum peak, one-cycle
non-repetitive on-state
or forward current
I
TSM
or
I
FSM
t = 10 ms
t = 8.3 ms
t = 10 ms
t = 8.3 ms
t = 10 ms
t = 8.3 ms
Maximum I
2
t for fusing
I
2
t
t = 10 ms
t = 8.3 ms
t = 10 ms
t = 8.3 ms
Maximum I
2
√t
for fusing
Maximum value or threshold voltage
Maximum value of on-state
slope resistance
Maximum peak on-state or forward voltage
Maximum non-repetitive rate of
rise of turned on current
Maximum holding current
Maximum latching current
Notes
(1)
I
2
t for time t = I
2
√t
x
√t
x
x
2
(2)
Average power = V
T(TO)
x I
T(AV)
+ r
t
x (I
T(RMS)
)
www.vishay.com
2
I
2
√t
(1)
V
T(TO) (2)
r
t (2)
V
TM
V
FM
dI/dt
I
H
I
L
TEST CONDITIONS
180° conduction, half sine wave,
T
C
= 85 °C
VSK.71 VSK.91 UNITS
75
95
I
(RMS)
or
I
(RMS)
165
1665
1740
1400
1470
1850
1940
13.86
12.56
9.80
8.96
17.11
15.60
138.6
0.82
0.85
3.00
2.90
1.59
150
250
400
210
A
1785
1870
1500
1570
2000
2100
15.91
14.52
11.25
10.27
20.00
18.30
159.1
0.80
0.85
2.40
2.25
1.58
kA
2
√s
V
mΩ
V
A/µs
kA
2
s
No voltage
reapplied
100 % V
RRM
reapplied
Sinusoidal
half wave,
initial T
J
=
T
J
maximum
T
J
= 25 °C
no voltage reapplied
No voltage
reapplied
100 % V
RRM
reapplied
Initial T
J
=
T
J
maximum
T
J
= 25 °C, no voltage reapplied
t = 0.1 to 10 ms, no voltage reapplied
T
J
= T
J
maximum
Low level
(3)
High level
High level
(4)
T
J
= T
J
maximum
T
J
= T
J
maximum
T
J
= 25 °C
Low level
(3)
(4)
I
TM
=
π
x I
T(AV)
I
FM
=
π
x I
F(AV)
T
J
= 25 °C, from 0.67 V
DRM
,
I
TM
=
π
x I
T(AV)
, I
g
= 500 mA, t
r
< 0.5 µs, t
p
> 6 µs
T
J
= 25 °C, anode supply = 6 V,
resistive load, gate open circuit
T
J
= 25 °C, anode supply = 6 V, resistive load
(3)
(4)
mA
16.7 % x
π
x I
AV
< I <
π
x I
AV
I >
π
x I
AV
Document Number: 94421
Revision: 24-Apr-08
For technical questions, contact: ind-modules@vishay.com
VSK.71, .91..PbF Series
Thyristor/Diode and Thyristor/Thyristor
Vishay High Power Products
TM
Generation 5 Power Modules),
(ADD-A-PAK
75/95 A
TRIGGERING
PARAMETER
Maximum peak gate power
Maximum average gate power
Maximum peak gate current
Maximum peak negative gate voltage
Maximum gate voltage required to trigger
SYMBOL
P
GM
P
G(AV)
I
GM
- V
GM
T
J
= - 40 °C
V
GT
T
J
= 25 °C
T
J
= 125 °C
T
J
= - 40 °C
Maximum gate current required to trigger
Maximum gate voltage that will not trigger
Maximum gate current that will not trigger
I
GT
V
GD
I
GD
T
J
= 25 °C
T
J
= 125 °C
T
J
= 125 °C, rated V
DRM
applied
T
J
= 125 °C, rated V
DRM
applied
Anode supply = 6 V
resistive load
Anode supply = 6 V
resistive load
TEST CONDITIONS
VSK.71 VSK.91
12
3.0
3.0
10
4.0
2.5
1.7
270
150
80
0.25
6
V
mA
mA
V
UNITS
W
A
BLOCKING
PARAMETER
Maximum peak reverse and off-state
leakage current at V
RRM
, V
DRM
RMS insulation voltage
Maximum critical rate of rise of off-state voltage
SYMBOL
I
RRM,
I
DRM
V
INS
dV/dt
(1)
TEST CONDITIONS
T
J
= 125 °C, gate open circuit
50 Hz, circuit to base, all terminals shorted
T
J
= 125 °C, linear to 0.67 V
DRM
VSK.71 VSK.91 UNITS
15
2500 (1 min)
3500 (1 s)
500
mA
V
V/µs
Note
(1)
Available with dV/dt = 1000 V/ms, to complete code add S90 i.e. VSKT91/16AS90
THERMAL AND MECHANICAL SPECIFICATIONS
PARAMETER
Junction operating and storage
emperature range
Maximum internal thermal resistance,
junction to case per module
Typical thermal resistance, case to heatsink
to heatsink
Mounting torque ± 10 %
busbar
Approximate weight
Case style
JEDEC
SYMBOL
T
J,
T
Stg
R
thJC
R
thCS
DC operation
Mounting surface flat, smooth and greased
A mounting compound is recommended and the
torque should be rechecked after a period of 3
hours to allow for the spread of the compound.
TEST CONDITIONS
VSK.71 VSK.91
- 40 to 125
0.165
0.1
5
Nm
3
110
4
TO-240AA
g
oz.
0.135
UNITS
°C
K/W
ΔR
CONDUCTION PER JUNCTION
DEVICES
VSK.71
VSK.91
SINE HALF WAVE CONDUCTION
180°
0.06
0.04
120°
0.07
0.05
90°
0.09
0.06
60°
0.12
0.08
30°
0.18
0.12
180°
0.04
0.03
RECTANGULAR WAVE CONDUCTION
120°
0.08
0.05
90°
0.10
0.06
60°
0.13
0.08
30°
0.18
0.12
UNITS
°C/W
Note
• Table shows the increment of thermal resistance R
thJC
when devices operate at different conduction angles than DC
Document Number: 94421
Revision: 24-Apr-08
For technical questions, contact: ind-modules@vishay.com
www.vishay.com
3
VSK.71, .91..PbF Series
Vishay High Power Products
Thyristor/Diode and Thyristor/Thyristor
(ADD-A-PAK
TM
Generation 5 Power Modules),
75/95 A
Maximum Average On-state Power Loss (W)
140
120
100
80
RMS Limit
60
Conduction Period
Maximum Allowable Case T
emperature (°C)
130
120
110
Cond uction Angle
VSK.71.. S
eries
R
thJC
(DC) = 0.33 K/ W
DC
180°
120°
90°
60°
30°
100
90
80
70
0
10
20
30
40
50
60
70
80
Average On-state Current (A)
30°
60°
40
20
0
0
20
40
60
80
100
120
Average On-state Current (A)
VSK.71.. S
eries
Per Junction
T
J
= 125°C
90°
120°
180°
Fig. 1 - Current Ratings Characteristics
Fig. 4 - On-State Power Loss Characteristics
Maximum Allowable Case T
emperature (°C)
VSK.71.. S
eries
R
thJC
(DC) = 0.33 K/ W
Peak Half S Wave On-state Current (A)
ine
130
120
110
1600
1500
1400
1300
1200
1100
1000
900
800
700
1
10
100
Numb er Of Eq ua l Amp litud e Half Cyc le Current Pulses (N)
At Any Ra ted Loa d Condition And With
Rated V
RRM
App lied Following S e.
urg
Initial T
J
= 125°C
@60 Hz 0.0083 s
@50 Hz 0.0100 s
Cond uction Period
100
90
30°
80
70
0
20
40
60
80
100
120
Average On-state Current (A)
60°
90°
120°
180°
DC
VSK.71.. Series
Per Junc tion
Fig. 2 - Current Ratings Characteristics
Fig. 5 - Maximum Non-Repetitive Surge Current
Maximum Average On-state Power Loss (W)
Peak Half S Wave On-state Current (A)
ine
120
100
80
60
40
20
0
0
10
20
30
40
50
60
70
80
Average On-state Current (A)
180°
120°
90°
60°
30°
RMS Limit
1800
1600
1400
1200
1000
800
Maximum Non Rep etitive S e Current
urg
Versus Pulse T
rain Duration. Control
Of Conduc tion May Not Be Ma intained .
Initial T = 125°C
J
No Volta ge Reap plied
Ra ted V
RRM
Reap p lied
Conduction Angle
VSK.71.. S
eries
Per Junction
T
J
= 125°C
VSK.71.. S
eries
Per Junction
0.1
Pulse T
rain Duration (s)
1
600
0.01
Fig. 3 - On-State Power Loss Characteristics
Fig. 6 - Maximum Non-Repetitive Surge Current
www.vishay.com
4
For technical questions, contact: ind-modules@vishay.com
Document Number: 94421
Revision: 24-Apr-08
VSK.71, .91..PbF Series
Thyristor/Diode and Thyristor/Thyristor
Vishay High Power Products
TM
Generation 5 Power Modules),
(ADD-A-PAK
75/95 A
250
Maximum T
otal On-s te Power Lo ss (W)
ta
180°
120°
90°
60°
30°
A
S
R
th
2
0.
W
K/
3
0.
200
=
W
K/
0.
4
0.
5
0.
/W
1K
K/
W
150
K/
W
ta
el
-D
0.7
K/
W
R
100
Conduction Angle
1K
/W
1.5
K/ W
50
VSK.71.. Series
Per Mod ule
T
J
= 125°C
0
20
40
60
3 K/ W
0
80 100 120 140 160 180
0
20
40
60
80
100
120
140
T
otal RMSOutp ut Current (A)
Maximum Allowable Ambient T
emperature (°C)
Fig. 7 - On-State Power Loss Characteristics
600
Maximum T
otal Power Loss (W)
500
400
300
200
100
0
0
20
40
60
0
80 100 120 140 160 180
20
40
60
80
100
120
140
T
otal Output Current (A)
Maximum Allowable Ambient T
emperature (°C)
2 x VSK.71.. S
eries
S
ingle Phase B
ridge
Connected
T
J
= 125°C
180°
(S
ine)
180°
(R t)
ec
R
t
0.
2
0.
3
0.5
K/ W
1 K/
W
2 K/ W
Fig. 8 - On-State Power Loss Characteristics
A
hS
K/
W
K/
W
=
1
0.
W
K/
lt a
e
-D
R
800
Maximum T
otal Power L (W)
oss
700
R
600
500
400
300
200
100
0
0
40
80
120
160
200
240
0
3 x VSK.71.. S
eries
T
hree Pha se Brid ge
Connected
T
J
= 125°C
120°
(R
ect)
SA
th
=
0.
1
0.
2
K/
W
K/
W
-D
el
ta
0.3
K/
W
0.5
K/ W
1 K/ W
R
20
40
60
80
100
120
140
T
otal Output Current (A)
Maximum Allowable Ambient T
emperature (°C)
Fig. 9 - On-State Power Loss Characteristics
Document Number: 94421
Revision: 24-Apr-08
For technical questions, contact: ind-modules@vishay.com
www.vishay.com
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
