DATA BULLETIN
MX633
Features
•
•
•
•
•
•
•
•
Worldwide Tone Compatibility
Single and Dual Tones Detected
U.S. Busy-Detect Output
Voice-Detect Output
Wide Dynamic Range > 40dBm
Low Supply Current (0.3mA/0.5mA)
Low Supply Voltage (3.3V/5.0V)
Standard 3.58MHz Xtal
Call Progress Tone Detector
PRELIMINARY INFORMATION
Applications
•
Automatic Calling Products
XTAL/
CLOCK
XTAL / CLOCK
OSCILLATOR
XTAL
V
DD
V
SS
ENABLE
DETECT1
SIGIN
SLICER
SIGNAL
ANALYZER
CONTROL
LOGIC
DETECT2
The MX633 is a low cost, low power device that uses signal processing techniques to detect audible tone signals such as
Dial, Ringing, Busy and other conditions found when placing a call throughout the world’s telecom systems. Detection of
these call progress stages is essential to the proper operation of automatic calling products.
The MX633 adds new features to Call Progress monitoring. It detects and indicates the ‘U.S. Busy’ tones, reducing the
need to measure ‘tone cadence’ to identify ‘U.S. Busy’. It also detects and indicates voice and other signals from Call
Progress tones, reducing voice-falsing and adding voice-answer as a connection prompt.
The MX633 may be used with a 3.0V to a 5.5V supply and is available in the following package styles: 8-pin PDIP
(MX633P) and 16-pin SOIC (MX633DW).
© 1997 MX•COM Inc.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tele: 800 638-5577 910 744-5050
All trademarks and service marks are held by their respective companies.
Fax: 910 744-5054
Doc. # 20480135.003
Call Progress Tone Detector
2
MX633 - PRELIMINARY INFORMATION
CONTENTS
Section ............................................................................................................................................... Page
1. Block Diagram .................................................................................................................................. 3
2. Signal List ......................................................................................................................................... 4
3. External Components ...................................................................................................................... 5
4. General Description ......................................................................................................................... 6
4.1 Glossary .................................................................................................................................................... 6
4.2 Overall Function Description ..................................................................................................................... 6
4.3 Block Diagram Description (Reference Figure 1)...................................................................................... 6
4.3.1 Slicer ..................................................................................................................................................................6
4.3.2 Signal Analyzer ..................................................................................................................................................6
4.3.3 Control Logic......................................................................................................................................................7
4.3.4 Xtal/Clock Oscillator...........................................................................................................................................7
4.4 Decode Output Truth Table....................................................................................................................... 7
5. Performance Specification.............................................................................................................. 7
5.1 Electrical Performance .............................................................................................................................. 7
5.1.1 Absolute Maximum Ratings ...............................................................................................................................7
5.1.2 Operating Limits.................................................................................................................................................8
5.1.3 Operating Characteristics ..................................................................................................................................8
5.1.4 Timing ................................................................................................................................................................9
5.2 Packaging ................................................................................................................................................ 11
MX•COM, Inc. reserves the right to change specifications at any time and without notice
© 1997 MX•COM Inc.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tele: 800 638-5577 910 744-5050
All trademarks and service marks are held by their respective companies.
Fax: 910 744-5054
Doc. # 20480135.003
Call Progress Tone Detector
3
MX633 - PRELIMINARY INFORMATION
1. Block Diagram
C1
R1
C2
XTAL/
CLOCK
X1
XTAL
XTAL / CLOCK
OSCILLATOR
V
DD
V
SS
C4
ENABLE
DETECT1
SIGIN
C3
SLICER
SIGNAL
ANALYZER
CONTROL
LOGIC
DETECT2
Figure 1: Block Diagram
© 1997 MX•COM Inc.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tele: 800 638-5577 910 744-5050
All trademarks and service marks are held by their respective companies.
Fax: 910 744-5054
Doc. # 20480135.003
Call Progress Tone Detector
4
MX633 - PRELIMINARY INFORMATION
2. Signal List
Package /
Pin No.
P
1
2
3
DW
2
3
5
XTAL/CLOCK
XTAL
Signal
Type
input
output
input
Description
Input to the on-chip oscillator, for external Xtal circuit or clock
Output of the on-chip oscillator inverted
A logic 1 applied to this input enables the decoder and detection outputs. A
logic 0 pulse of at least 1µs applied to this input resets the decoder circuits
and forces both DETECT1 and DETECT2 outputs to a logic 0.
When a Call Progress signal is detected, DETECT1 output state changes to a
logic 1
Signal input. Signals to this pin should be ac coupled. The dc bias of this pin
is set internally.
Negative supply
Output used in conjunction with DETECT1.
When a Call Progress High Band signal is detected and DETECT1 output
state is a logic 1, then DETECT2 output state changes to a logic 1.
When a Non Call Progress signal is detected and DETECT1 output state is a
logic 0, then DETECT2 output state changes to a logic 0.
Positive supply. This pin should be bypassed to V
SS
by a capacitor mounted
close to the device pins.
Table 1: Signal List
ENABLE
4
5
6
7
7
10
12
13
DETECT1
SIGIN
V
SS
DETECT2
output
input
power
output
8
15
V
DD
power
© 1997 MX•COM Inc.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tele: 800 638-5577 910 744-5050
All trademarks and service marks are held by their respective companies.
Fax: 910 744-5054
Doc. # 20480135.003
Call Progress Tone Detector
5
MX633 - PRELIMINARY INFORMATION
3. External Components
XTAL/
CLOCK
X1
XTAL
C2
ENABLE
2
DETECT2
7
C1
1
V
DD
8
C4
R1
MX633P
3
6
V
SS
DETECT1
4
SIGIN
5
C3
Figure 2: Recommended External Components
R1
C1
C2
C3
C4
X1
Note 1
1 MΩ
33pF
33pF
560pF at 3.3V
DD
1nF at 5.0V
DD
1.0µF
3.579545MHz
±10%
±20%
±20%
±20%
±20%
refer to sec.5.1
Table 2: Recommended External Components
Notes:
1. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of
V
DD
, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design
assistance, consult your crystal manufacturer.
© 1997 MX•COM Inc.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tele: 800 638-5577 910 744-5050
All trademarks and service marks are held by their respective companies.
Fax: 910 744-5054
Doc. # 20480135.003
模拟电子
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
