TSV521, TSV522, TSV524,
TSV521A, TSV522A, TSV524A
High merit factor (1.15 MHz for 45
μA)
CMOS op amps
Datasheet
-
production data
Related products
•
See TSV631, TSV632, TSV634 series for
lower minimum supply voltage (1.5 V)
SC70-5
•
See LMV821, LMV822, LMV824 series for
higher gain bandwidth products (5.5 MHz)
Applications
•
Battery powered applications
•
Portable devices
•
Automotive signal conditioning
DFN8 2x2
MiniSO8
•
Active filtering
•
Medical instrumentation
Description
The TSV52x and TSV52xA series of operational
amplifiers offer low voltage operation and rail-to-
rail input and output. The TSV521 device is the
single version, the TSV522 device the dual
version, and the TSV524 device the quad version,
with pinouts compatible with industry standards.
The TSV52x and TSV52xA series offer an
outstanding speed/power consumption ratio,
1.15 MHz gain bandwidth product while
consuming only 45 µA at 5 V. The devices are
housed in the smallest industrial packages.
These features make the TSV52x, TSV52xA
family ideal for sensor interfaces, battery supplied
and portable applications. The wide temperature
range and high ESD tolerance facilitate their use
in harsh automotive applications.
Table 1. Device summary
Standard V
io
Enhanced V
io
TSV521A
TSV522A
TSV524A
Single
Dual
Quad
TSV521
TSV522
TSV524
QFN16 3x3
TSSOP14
Features
•
Gain bandwidth product: 1.15 MHz typ. at 5 V
•
Low power consumption: 45 µA typ. at 5 V
•
Rail-to-rail input and output
•
Low input bias current: 1 pA typ.
•
Supply voltage: 2.7 to 5.5 V
•
Low offset voltage: 800 µV max.
•
Unity gain stable on 100 pF capacitor
•
Automotive grade
Benefits
•
Increased lifetime in battery powered
applications
•
Easy interfacing with high impedance sensors
April 2017
This is information on a product in full production.
DocID022743 Rev 3
1/27
www.st.com
Contents
TSV52x, TSV52xA
Contents
1
2
3
4
Package pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Absolute maximum ratings and operating conditions . . . . . . . . . . . . . 4
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.1
4.2
4.3
4.4
4.5
4.6
4.7
4.8
4.9
Operating voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Common-mode voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Rail-to-rail input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Rail-to-rail output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Driving resistive and capacitive loads . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Input offset voltage drift over temperature . . . . . . . . . . . . . . . . . . . . . . . . 15
Long term input offset voltage drift . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
PCB layouts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Macromodel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
5
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
5.1
5.2
5.3
5.4
5.5
SC705 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
DFN8 2x2 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
MiniSO8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
QFN16 3x3 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
TSSOP14 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
6
7
Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
2/27
DocID022743 Rev 3
TSV52x, TSV52xA
Package pin connections
1
Package pin connections
Figure 1. Pin connections for each package (top view)
IN+
VCC-
IN-
1
2
3
5
VCC+
4
OUT
TSV521
SC70-5
OUT1
IN1-
IN1+
VCC-
1
2
NC
3
4
8
7
6
5
VCC+
OUT2
IN2-
IN2+
OUT1
IN1-
IN1+
VCC-
VCC
1
2
3
4
8
7
6
5
VCC+
OUT2
IN2-
IN2
IN2
IN2+
TSV522
DFN8
TSV522
MiniSO8
OUT1
OUT4
IN1-
16
IN1+
VCC
VCC+
NC
IN2+
1
2
15
14
13
12
11
IN4+
VCC
VCC-
NC
IN3+
NC
3
4
5
IN2-
IN4-
10
9
6
OUT2
7
OUT3
8
IN3-
TSV524
QFN16
TSV524
TSSOP14
1. The exposed pads of the DFN8 (2x2) and QFN16 (3x3) can be connected to VCC- or left floating.
DocID022743 Rev 3
3/27
27
Absolute maximum ratings and operating conditions
TSV52x, TSV52xA
2
Absolute maximum ratings and operating conditions
Table 2. Absolute maximum ratings (AMR)
Symbol
V
CC
V
id
V
in
I
in
T
stg
Supply voltage
(1)
Differential input voltage
(2)
Input voltage
(3)
Input current
(4)
Storage temperature
Thermal resistance junction-to-ambient
(5)(6)
SC70-5
DFN8 2x2
QFN16 3x3
MiniSO8
TSSOP14
Maximum junction temperature
HBM: human body model
(7)
MM: machine model
(8)
ESD
CDM: charged device model
(9)
(all packages except SC70-5 and DFN8)
CDM: charged device model (SC70-5 and DFN8)
Latch-up immunity
(9)
Parameter
Value
6
±V
CC
V
CC-
- 0.2 to V
CC+
+ 0.2
10
-65 to +150
205
57
45
190
100
150
4
300
1.5
1.3
200
Unit
V
mA
°C
R
thja
°C/W
T
j
°C
kV
V
kV
mA
1. All voltage values, except differential voltages are with respect to network ground terminal.
2. Differential voltages are the non inverting input terminal with respect to the inverting input terminal.
3. V
CC
- V
in
must not exceed 6 V, V
in
must not exceed 6 V.
4. Input current must be limited by a resistor in series with the inputs.
5. Short-circuits can cause excessive heating and destructive dissipation.
6. R
th
are typical values.
7. Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for
all couples of pin combinations with other pins floating.
8. Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two
pins of the device with no external series resistor (internal resistor < 5
Ω),
done for all couples of pin
combinations with other pins floating.
9. Charged device model: all pins plus package are charged together to the specified voltage and then
discharged directly to ground.
Table 3. Operating conditions
Symbol
V
CC
V
icm
T
oper
Supply voltage
Common-mode input voltage range
Operating free air temperature range
Parameter
Value
2.7 to 5.5
V
CC-
- 0.1 to V
CC+
+ 0.1
-40 to +125
Unit
V
°C
4/27
DocID022743 Rev 3
TSV52x, TSV52xA
Electrical characteristics
3
Electrical characteristics
Table 4. Electrical characteristics at V
CC+
= +2.7 V with V
CC-
= 0 V, V
icm
= V
CC
/2, T = 25 °C, and
R
L
= 10 kΩ connected to V
CC
/2 (unless otherwise specified)
Symbol
DC performance
Parameter
Conditions
Min.
Typ.
Max.
Unit
TSV52xA, T = 25 °C
TSV52xA, -40 °C < T < 125 °C
V
io
Offset voltage
TSV52x, T = 25 °C
TSV52x, -40 °C < T < 125 °C
ΔV
io
/ΔT
I
io
Input offset voltage drift
Input offset current
(V
out
= V
CC
/2)
Input bias current
(V
out
= V
CC
/2)
Common-mode rejection
ratio 20 log (ΔV
ic
/ΔV
io
)
V
ic
= -0.1 V to V
CC
+0.1V,
V
out
= V
CC
/2, R
L
= 1 MΩ
Large signal voltage gain
V
out
= 0.5 V to (V
CC
- 0.5V),
R
L
= 1 MΩ
High level output voltage
Low level output voltage
I
sink
I
out
I
source
-40 °C < T < 125 °C
(1)
T = 25 °C
-40° C < T < 125 °C
T = 25 °C
-40 °C < T < 125 °C
T = 25 °C
-40 °C < T < 125 °C
T = 25 °C
-40 °C < T < 125 °C
T = 25 °C
-40 °C < T < 125 °C
T = 25 °C
-40 °C < T < 125 °C
V
out
= V
CC
, T = 25 °C
V
out
= V
CC
, -40 °C < T < 125 °C
V
out
= 0 V, T = 25 °C
V
out
= 0 V, -40 °C < T < 125 °C
12
8
50
46
3
1
1
1
1
72
800
µV
2600
1.5
mV
3.3
18
10
(3)
100
(3)
10
(3)
100
(3)
pA
µV/°C
I
ib
CMR
dB
90
60
3
6
22
mA
12
8
30
30
51
µA
51
18
35
50
mV
35
50
105
A
vd
V
OH
V
OL
I
CC
Supply current (per channel) T = 25 °C
V
out
= V
CC
/2, R
L
> 1 MΩ
-40 °C < T < 125 °C
AC performance
GBP
F
u
Φ
m
G
m
SR
Gain bandwidth product
Unity gain frequency
Phase margin
Gain margin
Slew rate
R
L
= 10 kΩ, C
L
= 100 pF,
V
out
= 0.5 V to V
CC
- 0.5 V
R
L
= 10 kΩ, C
L
= 100 pF
0.62
1
900
55
7
0.74
MHz
kHz
degrees
dB
V/µs
DocID022743 Rev 3
5/27
27
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
