电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SST89V564RD-33-I-TQI

产品描述FlashFlex51 MCU
文件大小1MB,共86页
制造商SST
官网地址http://www.ssti.com
下载文档 全文预览

SST89V564RD-33-I-TQI概述

FlashFlex51 MCU

文档预览

下载PDF文档
FlashFlex51 MCU
SST89E564RD / SST89V564RD / SST89E554RC / SST89V554RC
SST89E/V564RD SST89E/VE554RC FlashFlex51 MCU
Data Sheet
FEATURES:
• 8-bit 8051-Compatible Microcontroller (MCU)
with Embedded SuperFlash Memory
– Fully Software Compatible
– Development Toolset Compatible
– Pin-For-Pin Package Compatible
• SST89E564RD/SST89E554RC Operation
– 0 to 40 MHz at 5V
• SST89V564RD/SST89V554RC Operation
– 0 to 33 MHz at 3V
• Total 1 KByte Internal RAM (256 Byte + 768 Byte)
• Dual Block SuperFlash EEPROM
– SST89E564RD/SST89V564RD:
64 KByte primary block + 8 KByte secondary
block (128-Byte sector size for both blocks)
– SST89E554RC/SST89V554RC:
32 KByte primary block + 8 KByte secondary
block (128-Byte sector size for both blocks)
– Individual Block Security Lock with SoftLock
– Concurrent Operation during
In-Application Programming (IAP)
– Memory Overlay for Interrupt Support
during IAP
• Support External Address Range up to 64
KByte of Program and Data Memory
• Three High-Current Port 1 pins (16 mA each)
• Three 16-bit Timers/Counters
• Full-Duplex, Enhanced UART
– Framing error detection
– Automatic address recognition
• Eight Interrupt Sources at 4 Priority Levels
• Programmable Watchdog Timer (WDT)
• Programmable Counter Array (PCA)
• Four 8-bit I/O Ports (32 I/O Pins)
• Second DPTR register
• Low EMI Mode (Inhibit ALE)
• SPI Serial Interface
• Standard 12 Clocks per cycle, the device has an
option to double the speed to 6 clocks per cycle.
• TTL- and CMOS-Compatible Logic Levels
• Brown-out Detection
• Low Power Modes
– Power-down Mode with External Interrupt Wake-up
– Idle Mode
• PDIP-40, PLCC-44 and TQFP-44 Packages
• Temperature Ranges:
– Commercial (0°C to +70°C)
– Industrial (-40°C to +85°C)
PRODUCT DESCRIPTION
The SST89E564RD, SST89V564RD, SST89E554RC, and
SST89V554RC are members of the FlashFlex51 family of 8-
bit microcontroller products designed and manufactured with
the state-of-the-art SuperFlash CMOS semiconductor pro-
cess technology. The devices use the 8051 instruction set
and are pin-for-pin compatible with standard 8051 microcon-
troller devices.
The device comes with 72/40 KByte of on-chip flash
EEPROM program memory using SST’s patented and pro-
prietary CMOS SuperFlash EEPROM technology with the
SST’s field-enhancing, tunneling injector, split-gate mem-
ory cells. The SuperFlash memory is partitioned into 2
independent program memory blocks. The primary Super-
Flash Block 0 occupies 64/32 KByte of internal program
memory space and the secondary SuperFlash Block 1
occupies 8 KByte of internal program memory space. The
8-KByte secondary SuperFlash block can be mapped to
the lowest location of the 64/32 KByte address space; it
can also be hidden from the program counter and used as
an independent EEPROM-like data memory. The flash
memory blocks can be programmed via a standard 87C5x
OTP EPROM programmer fitted with a special adapter and
©2003 Silicon Storage Technology, Inc.
S71207-04-000
12/03
1
firmware for SST’s device. During the power-on reset, the
device can be configured as a slave to an external host for
source code storage or as a master to an external host for
an in-application programming (IAP) operation. The device
is designed to be programmed in-system and in-application
on the printed circuit board for maximum flexibility. The
device is pre-programmed with an example of the boot-
strap loader in the memory, demonstrating the initial user
program code loading or subsequent user code updating
via the IAP operation. An example bootstrap loader is avail-
able for the user’s reference and convenience only. SST
does not guarantee the functionality or the usefulness of
the sample bootstrap loader. Chip-Erase operations will
erase the pre-programmed sample code.
In addition to 72/40 KByte of SuperFlash EEPROM pro-
gram memory on-chip, the device can address up to 64
KByte of external program memory. In addition to 1024 x8
bits of on-chip RAM, up to 64 KByte of external RAM can
be addressed.
SST’s highly reliable, patented SuperFlash technology and
memory cell architecture have a number of important
advantages for designing and manufacturing flash
EEPROMs. These advantages translate into significant
cost and reliability benefits for our customers.
The SST logo, SuperFlash, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc.
These specifications are subject to change without notice.
[GD32E231 DIY大赛](三):TIMER2_CH1 PWM输出
本帖最后由 lising 于 2019-5-14 18:20 编辑 本次实验的主要目的是为后期的实战做前期准备,利用GD32E231C_START评估板上的用户按键“KEY”控制定时器"TIMER2_CH1"的PWM输出,用以改变 ......
lising GD32 MCU
扫码关注赢好礼:Vishay官方微信君驾到!
活动时间:即日起——11月30日 活动页面:https://www.eeworld.com.cn/huodong/Vishaywechat/ 点击>>我要参与,扫码关注Vishay官方微信&填写表单,就有机会获取以下奖品。 Vishay官方 ......
EEWORLD社区 模拟电子
求无线防冲撞机制!!!!!!
除了TI-MAC,有没有别的无线防冲撞机制,最好是简单易用的,或者自己简单的防冲撞机制 ...
放开那个鸡腿 无线连接
msp430g2553的AD10问题
求大神指点AD10的转换,例程...
hj-yk 微控制器 MCU
菜鸟问:功耗高低如何衡量?
请问大家用fpga设计之后,小弟用xpower对其进行功耗估计,但不知道怎么来衡量,比如,我的小实验最终估计是Total estimated power consumption:56mW,这是高还是低呢?请大家指点下...
99186329 嵌入式系统
LoRa技术、蓝牙技术 在电子显示牌上的应用
概述 随着电子显示牌技术的不断发展,控制方式越来越多样化,价格越来越低廉,使得其应用领域越来越广泛(如:高速公路的指示牌,车站的指示牌,运动场上的比分牌,街头的广告牌等等)。 ......
成都亿佰特 无线连接

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 11  955  1258  1899  1309  1  20  26  39  27 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved