电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

BRY55

产品描述SCRs 0.8 AMPERE RMS 30 TO 600 VOLTS
文件大小57KB,共4页
制造商Motorola ( NXP )
官网地址https://www.nxp.com
下载文档 全文预览

BRY55概述

SCRs 0.8 AMPERE RMS 30 TO 600 VOLTS

文档预览

下载PDF文档
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by BRY55-30/D
Silicon Controlled Rectifiers
PNPN devices designed for high volume, line-powered consumer applications such
as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and
sensing and detection circuits. Supplied in an inexpensive TO-226AA (TO-92)
package which is readily adaptable for use in automatic insertion equipment.
Sensitive Gate Trigger Current — 200
µA
Maximum
Low Reverse and Forward Blocking Current — 100
µA
Maximum, TC = 125°C
Low Holding Current — 5 mA Maximum
Glass-Passivated Surface for Reliability and Uniformity
BRY55-30*
thru 600*
SCRs
0.8 AMPERE RMS
30 TO 600 VOLTS
CASE 29-04
(TO-226AA)
STYLE 3
WITH TO-18 LEADFORM*
MAXIMUM RATINGS
(TJ = 25°C unless otherwise noted.)
Rating
Peak Repetitive Forward and Reverse Blocking Voltage(1)
(RGK = 1000
Ω,
TJ = 25 to 125°C)
Marking: BRY55-1 . . . BRY55-30
-2 . . . BRY55-60
-3 . . . BRY55-100
-4 . . . BRY55-200
-6 . . . BRY55-400
-7 . . . BRY55-500
-8 . . . BRY55-600
Forward Current RMS (All Conduction Angles)
Peak Forward Surge Current, TA = 25°C
(1/2 Cycle, Sine Wave, 60 Hz)
Circuit Fusing Considerations, TA = 25°C
(t = 8.3 ms)
Peak Gate Power — Forward, TA = 25°C
Peak Gate Current Forward, TA = 25°C
(300
µs,
120 PPS)
Peak Gate Voltage — Reverse
Operating Junction Temperature Range @ Rated VRRM and VDRM
Storage Temperature Range
Symbol
VRRM, VDRM
30
60
100
200
400
500
600
IT(RMS)
ITSM
I2t
PGM
IGFM
VGRM
TJ
Tstg
0.8
8
0.15
0.1
1
5
–40 to +125
–40 to +150
+230
Amp
Amps
A2s
Watt
Amp
Volts
°C
°C
°C
Value
Unit
Volts
Lead Solder Temperature ( 1.5 mm from case, 10 s max.)
*European part numbers only. Package is Case 29 with Leadform 18.
t
1. VDRM and VRRM for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate
voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current
source such that the voltage ratings of the devices are exceeded.
Motorola Thyristor Device Data
©
Motorola, Inc. 1995
1
Cadence Allegro PCB 设计详细教程(更新中)
1楼:Cadence Allegro 中文教程,又名:Cadence Allegro 中文简易手册 共79页,讲的是Cadence Allegro 软件的基本操作, 属于入门级教材 ......
HOHO PCB设计
【Atmel SAM D21开发笔记】实验一、滴答时钟及LED闪烁实验
甲壳虫生成的工程内容忒多了,对于第一次接触此款电路的,看着闲乱、烦。于是决定使用MDK对此板卡进行开发。关于MDK下初建工程,论坛已经有人发帖了,这里就不详细的介绍。(软件环境 ke ......
啸风916636 单片机
求YH14-SF340X开发板源代码
最近买了一块成都亿和科技公司的这款开发版,里面源代码都是类似这种 P3 &= ~( 1...
goo128 嵌入式系统
【新年首发】利用STM32编码器进行任意位置确定
本帖最后由 youki12345 于 2015-2-19 23:20 编辑 车轮位置的确定是在制作小车的过程中必不可少的部件,好在STM32中包含了硬件的编码器。但使用的过程中却存在诸多不方便。下面由我一 ......
youki12345 stm32/stm8
allegro怎么画整齐的孔
求助,在allegro中怎么画整齐的孔,除了利用坐标还有没有其他方便点的办法啊 ...
ohahaha PCB设计
急!!!!!!!!关于ADS问题!!!!!!!
今天做了周公的GPIO(流水灯实验),结果编译时出现这样的问题,could not open file E:\学习\arm\.......... 怎么才能调试好,请大侠帮忙,我是菜鸟!!!!!!...
lovin_vivi 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2632  836  2257  1489  539  54  56  45  1  38 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved