电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SSM6J212FE

产品描述Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ)
产品类别分立半导体    晶体管   
文件大小197KB,共7页
制造商Toshiba(东芝)
官网地址http://toshiba-semicon-storage.com/
下载文档 详细参数 全文预览

SSM6J212FE概述

Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ)

SSM6J212FE规格参数

参数名称属性值
包装说明SMALL OUTLINE, R-PDSO-F6
针数6
Reach Compliance Codeunknow
ECCN代码EAR99
配置SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压20 V
最大漏极电流 (ID)4 A
最大漏源导通电阻0.0407 Ω
FET 技术METAL-OXIDE SEMICONDUCTOR
JESD-30 代码R-PDSO-F6
元件数量1
端子数量6
工作模式ENHANCEMENT MODE
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
极性/信道类型P-CHANNEL
认证状态Not Qualified
表面贴装YES
端子形式FLAT
端子位置DUAL
晶体管应用SWITCHING
晶体管元件材料SILICON
Base Number Matches1

文档预览

下载PDF文档
SSM6J212FE
TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ)
SSM6J212FE
Power Management Switch Applications
1.5-V drive
Low ON-resistance: R
DS(ON)
= 94.0 mΩ (max) (@V
GS
= -1.5 V)
R
DS(ON)
= 65.4 mΩ (max) (@V
GS
= -1.8 V)
R
DS(ON)
= 49.0 mΩ (max) (@V
GS
= -2.5 V)
R
DS(ON)
= 40.7 mΩ (max) (@V
GS
= -4.5 V)
Unit: mm
Absolute Maximum Ratings
(Ta = 25°C)
Characteristic
Drain-source voltage
Gate-source voltage
Drain current
DC
Pulse
Symbol
V
DSS
V
GSS
I
D
(Note 1)
I
DP
(Note 1)
P
D
(Note 2)
t = 10s
T
ch
T
stg
Rating
-20
±
8
-4.0
-8.0
500
700
150
−55
to 150
Unit
V
V
A
1,2,5,6
Drain
mW
°C
°C
3
Gate
Source
Drain power dissipation
Channel temperature
Storage temperature range
ES6
JEDEC
4
JEITA
Note: Using continuously under heavy loads (e.g. the application of high
temperature/current/voltage and the significant change in
TOSHIBA
2-2N1J
temperature, etc.) may cause this product to decrease in the
Weight : 3mg ( typ. )
reliability significantly even if the operating conditions (i.e.
operating temperature/current/voltage, etc.) are within the
absolute maximum ratings.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test
report and estimated failure rate, etc).
Note 1: The channel temperature should not exceed 150°C during use.
Note 2: Mounted on a FR4 board.
(25.4 mm
×
25.4 mm
×
1.6 mm, Cu Pad: 645 mm
2
)
Marking (Top View)
6
5
4
Equivalent Circuit
6
5
4
PQ
1
2
3
1
2
3
1
2009-12-09

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1768  1200  2733  1542  1418  36  25  56  32  29 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved