电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SSM3J325F

产品描述TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ)
产品类别分立半导体    晶体管   
文件大小195KB,共7页
制造商Toshiba(东芝)
官网地址http://toshiba-semicon-storage.com/
标准
下载文档 详细参数 全文预览

SSM3J325F概述

TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ)

SSM3J325F规格参数

参数名称属性值
是否Rohs认证符合
零件包装代码SOT-23
包装说明SMALL OUTLINE, R-PDSO-G3
针数3
Reach Compliance Codeunknow
ECCN代码EAR99
配置SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压20 V
最大漏极电流 (ID)2 A
最大漏源导通电阻0.15 Ω
FET 技术METAL-OXIDE SEMICONDUCTOR
JESD-30 代码R-PDSO-G3
元件数量1
端子数量3
工作模式ENHANCEMENT MODE
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型P-CHANNEL
认证状态Not Qualified
表面贴装YES
端子形式GULL WING
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON
Base Number Matches1

文档预览

下载PDF文档
SSM3J325F
TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ)
SSM3J325F
Power Management Switch Applications
1.5-V drive
Low ON-resistance: R
DS(ON)
= 311 mΩ (max) (@V
GS
= -1.5 V)
R
DS(ON)
= 231 mΩ (max) (@V
GS
= -1.8 V)
R
DS(ON)
= 179 mΩ (max) (@V
GS
= -2.5 V)
R
DS(ON)
= 150 mΩ (max) (@V
GS
= -4.5 V)
+0.5
2.5-0.3
+0.25
1.5-0.15
+0.1
0.4-0.05
3
0.3
Unit: mm
0.95 0.95
2.9±0.2
1
2
Absolute Maximum Ratings
(Ta = 25°C)
Drain-source voltage
Gate-source voltage
Drain current
Drain power dissipation
Channel temperature
Storage temperature range
DC
Pulse
V
DSS
V
GSS
I
D
(Note 1)
I
DP
(Note 1)
P
D
(Note 2)
t = 1s
T
ch
T
stg
-20
±
8
-2.0
-4.0
600
1200
150
−55
to 150
V
V
A
mW
°C
°C
+0.2
1.1-0.1
1.9
Characteristic
Symbol
Rating
Unit
S-MINI
JEDEC
1.Gate
2.Source
3.Drain
TO-236MOD
Note: Using continuously under heavy loads (e.g. the application of high
JEITA
SC-59
temperature/current/voltage and the significant change in
TOSHIBA
2-3F1F
temperature, etc.) may cause this product to decrease in the
reliability significantly even if the operating conditions (i.e.
Weight: 12 mg (typ.)
operating temperature/current/voltage, etc.) are within the
absolute maximum ratings.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test
report and estimated failure rate, etc).
Note 1: The channel temperature should not exceed 150°C during use.
Note 2: Mounted on a FR4 board.
(25.4 mm
×
25.4 mm
×
1.6 mm, Cu Pad: 645 mm
2
)
Marking
3
Equivalent Circuit
3
KFE
1
2
1
2
1
2009-12-02
0~0.1
+0.1
0.16-0.06

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 491  2112  1743  132  2899  10  43  36  3  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved