BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
Memory ICs
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
I
2
C BUS compatible serial EEPROM
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W /
BR24C01AFV-W / BR24C02-W / BR24C02F-W /
BR24C02FJ-W / BR24C02FV-W / BR24C04-W /
BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
The BR24C01A-W, BR24C02-W, and BR24C04-W series are 2-wire (I
2
C BUS type) serial EEPROMs which are
electrically programmable.
∗
I
2
C BUS is a registered trademark of Philips.
!
Applications
VCRs, TVs, printers, car stereos, cordless telephones, short wave radios, programmable DIP switches
!
Features
1) 128×8bits (1k) serial EEPROM.
(BR24C01A-W / AF-W / AFJ-W / AFV-W)
256×8bits (2k) serial EEPROM.
(BR24C02-W / F-W / FJ-W / FV-W)
512×8bits (4k) serial EEPROM.
(BR24C04-W / F-W / FJ-W / FV-W)
2) Two wire serial interface.
3) Operating voltage range : 2.7V∼5.5V
4) Low current consumption
Active (at 5V) : 1.5mA (Typ.)
Standby (at 5V) : 0.1µA (Typ.)
5) Auto erase and auto complete functions can be used
during write operations.
6) Page write function.
BR24C01A-W / AF-W / AFJ-W / AFV-W : 8 bytes
BR24C02-W / F-W / FJ-W / FV-W : 8 bytes
BR24C04-W / F-W / FJ-W / FV-W : 16 bytes
7) DATA security
Write protect feature
Inhibit to WRITE at low V
CC
8) Noise filters at SCL and SDA pins.
9) Address can be incremented automatically during
read operations.
10) Compact packages.
11) Rewriting possible up to 100,000 times
12) Data can be stored for ten years without corruption.
!
Absolute maximum ratings
(Ta = 25°C)
Parameter
Applied voltage
Symbol
V
CC
Limits
−0.3
~
+6.5
300(SSOP−B8)
Power dissipation
Pd
450(SOP8, SOP−J8)
800(DIP8)
Storage temperature
Operating temperature
Input voltage
Tstg
Topr
−
−65
~
+125
−40
~
+85
−0.3
~V
CC
+0.3
∗1
∗2
∗3
Unit
V
mW
°C
°C
V
∗1
Reduced by 3.0mW for each increase in Ta of 1°C over 25°C.
∗2
Reduced by 4.5mW for each increase in Ta of 1°C over 25°C.
∗3
Reduced by 8.0mW for each increase in Ta of 1°C over 25°C.
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
Memory ICs
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
!
Recommended operating conditions
(Ta = 25°C)
Parameter
Power supply voltage
Input voltage
Symbol
V
CC
V
IN
Limits
2.7~5.5 (WRITE)
2.7~5.5 (READ)
0~V
CC
Unit
V
V
V
!
Block diagram
BR24C01A-W / AF-W / AFJ-W / AFV-W
!
Pin descriptions
Pin name
A0, A1, A2
SCL
SDA
WP
V
CC
GND
Function
Slave address setting pin
Serial data clock
Serial data input / output
Write protect pin
Power supply
Ground
A0
1
7bits
1kbits EEPROM ARRAY
8bits
8
V
CC
∗
A1
2
ADDRESS
DECODER
7bits
SLAVE
·
WORD
ADDRESS REGISTER
DATA
REGISTER
7
WP
START
STOP
∗
An open drain output requires a pull-up resistor.
A2
3
CONTROL LOGIC
ACK
6
SCL
GND
4
HIGH VOLTAGE GEN.
V
CC
LEVEL DETECT
5
SDA
BR24C02-W / F-W / FJ-W / FV-W
Pin name
A0, A1, A2
SCL
SDA
WP
V
CC
GND
Function
Slave address setting pin
Serial data clock
Serial data input / output
Write protect pin
Power supply
Ground
A0
1
8bits
2kbits EEPROM ARRAY
8bits
8
V
CC
∗
A1
2
ADDRESS
DECODER
8bits
SLAVE
·
WORD
ADDRESS REGISTER
DATA
REGISTER
7
WP
START
STOP
∗
An open drain output requires a pull-up resistor.
A2
3
CONTROL LOGIC
ACK
6
SCL
GND
4
HIGH VOLTAGE GEN.
V
CC
LEVEL DETECT
5
SDA
BR24C04-W / F-W / FJ-W / FV-W
Pin name
A0
A1, A2
SCL
SDA
WP
V
CC
GND
Function
N.C.
Slave address setting pin
Serial data clock
Serial data input / output
Write protect pin
Power supply
Ground
A0
1
9bits
4kbits EEPROM ARRAY
8bits
8
V
CC
∗
A1
2
ADDRESS
DECODER
9bits
SLAVE
·
WORD
ADDRESS REGISTER
DATA
REGISTER
7
WP
START
STOP
∗
An open drain output requires a pull-up resistor.
A2
3
CONTROL LOGIC
ACK
6
SCL
GND
4
HIGH VOLTAGE GEN.
V
CC
LEVEL DETECT
5
SDA
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
Memory ICs
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
!
Electrical characteristics
DC characteristics (unless otherwise noted, Ta =
−40
to + 85
°C,
V
CC
= 2.7 to 5.5V)
Parameter
Input high level voltage
Input low level voltage
Output low level coltage
Input leakage current
Output leakage current
operatingcurrent dissipation
Standby current
Not designed for radiation resistance.
Symbol
V
IH
V
IL
V
OL
I
LI
I
LO
I
CC
I
SB
Min.
0.7V
CC
−
−
−1
−1
−
−
Typ.
−
−
−
−
−
−
−
Max.
−
0.3V
CC
0.4
1
1
2.0
2.0
Unit
V
V
V
µA
µA
mA
µA
Conditions
−
−
I
OL
=3.0mA(SDA)
V
IN
=0V
~V
CC
V
OUT
=0V
~V
CC
V
CC
=5.5V,
f
SCL
=400kHz
V
CC
=5.5V,
SDA
·
SCL=V
CC
A0, A1, A2=GND, WP=GND
Operating timing characteristics (unless otherwise noted, Ta =
−40
to + 85
°C,
V
CC
= 2.7 to 5.5V)
Vcc=5V±10%
Parameter
SCL frequency
Data clock HIGH time
Data clock LOW time
SDA / SCL rise time
SDA / SCL fall time
Start condition hold time
Start condition setup time
Input data hold time
Input data setup time
Output data delay time
Output data hold time
Stop condition setup time
Bus open time before start of transfer
Internal write cycle time
Noise erase valid time (SCL / SDA pins)
Symbol
f
SCL
t
HIGH
t
LOW
t
R
t
F
t
HD
: STA
t
SU
: STA
t
HD
: DAT
t
SU
: DAT
t
PD
t
DH
t
SU
: STO
t
BUF
t
WR
t
I
Min.
−
0.6
1.2
−
−
0.6
0.6
0
100
0.1
0.1
0.6
1.2
−
−
Typ.
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
Max.
400
−
−
0.3
0.3
−
−
−
−
0.9
−
−
−
10
0.05
−
4.0
4.7
−
−
4.0
4.7
0
250
0.2
0.2
4.7
4.7
−
−
Vcc=3V±10%
Min.
Typ.
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
Max.
100
−
−
1.0
0.3
−
−
−
−
3.5
−
−
−
10
0.1
Unit
kHz
µs
µs
µs
µs
µs
µs
ns
ns
µs
µs
µs
µs
ms
µs
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
Memory ICs
!
Timing charts
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
t
R
SCL
t
HD
:
STA
SDA
(input)
t
BUF
SDA
(output)
t
SU
: DAT
t
F
t
HIGH
t
LOW
t
HD
: DAT
t
PD
t
DH
SCL
t
SU
: STA
SDA
t
HD
: STA
t
SU
: STO
START BIT
STOP BIT
· Data is read on the rising edge of SCL.
· Data is output in synchronization with the falling edge of SCL.
Fig.1 Synchronized data input / output timing
SCL
SDA
D0
Write data
(n address)
ACK
t
WR
Stop condition
Start condition
Fig.2 Write cycle timing
!
Circuit operation
(1) Start condition (recognition of start bit)
Before executing any command, when SCL is HIGH, a start condition (start bit) is required to cause SDA to fall from
HIGH to LOW. This IC is designed to constantly detect whether there is a start condition (start bit) for the SDA and
SCL line, and no commands will be executed unless this condition is satisfied.
(See Fig.1 for the synchronized data input / output timing.)
(2) Stop condition (recognition of stop bit)
To stop any command, a stop condition (stop bit) is required. A stop condition is achieved when SDA goes from
LOW to HIGH while SCL is HIGH. This enables commands to be completed.
(See Fig.1 for the synchronized data input / output timing.)
(3) Precautions concerning write commands
In the WRITE mode, the transferred data is not written to the memory unless the stop bit is executed.
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
Memory ICs
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
(4) Device addressing
– BR24C01A-W / AF-W / AFJ-W / AFV-W, BR24C02-W / F-W / FJ-W / FV-W
1) Make sure the slave address is output from the master immediately after the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is
fixed at “1010”.
3) The next three bits of the slave address (A2, A1, A0 … device address) are used to select the device. This IC
can address up to eight devices on the same bus.
4) The lowermost bit of the slave address (R / W … READ / WRITE) is used to set the write or read mode as follows.
R / W set to 0 … Write
(Random read word address setting is also 0)
R / W set to 1 … Read
1010
A2
A1
A0
R/W
– BR24C04-W / F-W / FJ-W / FV-W
1) Make sure the slave address is output from the master in continuation with the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is
fixed at “1010”.
3) The next two bits of the slave address (A2, A1, … device address) are used to select the device. This IC can
address up to four devices on the same bus.
4) The next bit of the slave address (PS … Page Select) is used to select the page. As shown below, it can write to
or read from any of the 256 words in the two pages in memory.
PS set to 0 … Page 1 (000 to 0FF)
PS set to 1 … Page 2 (100 to 1FF)
5) The lowermost bit of the slave address (R / W … READ / WRITE) is used to set the write or read mode as follows.
R / W set to 0 … Write
(Random read word address setting is also 0)
R / W set to 1 … Read
1010
A2
A1
PS
R/W
(5) Write protect (WP)
When WP pin set to V
CC
(High level), write protect is set by all address. When WP pin set to GND (Low level),
enable to write to all address. Either control this pin or connect to GND (or V
CC
). It is inhibited from being left
unconnected.
(6) ACK signal
The acknowledge signal (ACK signal) is determined by software and is used to indicate whether or not a data transfer
is proceeding normally. The transmitting device, whether the master or slave, opens the bus after an 8-bit data
output (µ-COM when a write or read command of the slave address input ; this IC when reading data).
For the receiving device during the ninth clock cycle, SDA is set to LOW and an acknowledge signal (ACK signal) is
sent to indicate that it received the 8-bit data (this IC when a write command or a read command of the slave address
input,
µ-COM
when a read command data output).
The ICs output a LOW acknowledge signal (ACK signal) after recognizing the start condition and slave address (8
bits).
When data is being write to the ICs, a LOW acknowledge signal (ACK signal) is output after the receipt of each eight
bits of data (word address and write data).
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
