Series 100 thru 111 DIP Jumpers (cont.)
See Data Sheet No. 11006
for other configurations and
additional information.
“L” ± .125
“L” ± .125
“L” ± .125
SERIES
106
SERIES
109
“L” ± .125
“L” ± .125
SERIES
102
SERIES
107
“L” ± .125
SERIES
110
“L” ± .125
SERIES
108
“L” ± .125
SERIES
111
CABLE DETAIL
(Series 107/109/111)
SERIES
103
“L” ± .125
“Z”=(NO. OF CONDUCTORS - 1) X .039 [.99]
SINGLE END DIP JUMPER WIRE LIST
Series 106, 108, 110
Series 107, 109,
111
Wire
Header
No.
Pin No.
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
SERIES
104
“L” ± .125
SERIES
105
Wire
No.
1
2
3
4
5
6
7
8
Header
Pin No.
1
8
2
7
3
6
4
5
ORDERING INFORMATION
XX-XXXX-XXXXXX
No. of conductors
(see table)
CABLE DETAIL
Cable Length in inches:
Ex: 2” = -.002-/ 2.5” = -002.5-
min cable length =
2”[50.80mm]
Jumper
series
“W”=(NO. OF CONDUCTORS X .050 [1.27]) + .005 [.08]
“Y”=(NO. OF CONDUCTORS - 1) X .050 [1.27]
Optional suffix:
T=Tin plated header pins
TL=Tin/Lead plated header
pins
TW=twisted pair cable
ST=stripped and Tin
Dipped ends
(Series 106-111)
STL=stripped and Tin/Lead
Dipped ends
(Series 106-111)
http://www.arieselec.com • info@arieselec.com
Bristol, PA USA
TEL: (215) 781-9956
FAX: (215) 781-9845
abc
11007
REV. G
PRINTOUTS OF THIS DOCUMENT MAY BE OUT OF DATE AND SHOULD BE CONSIDERED UNCONTROLLED
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
