LT1466L/LT1467L
Micropower Dual/Quad
Precision Rail-to-Rail Input
and Output Op Amps
FEATURES
s
s
s
s
s
s
s
s
DESCRIPTION
The LT
®
1466L/LT1467L are dual/quad bipolar op amps
that combine rail-to-rail input and output operation with
precision specifications. Using a patented technique,
both input stages of the LT1466L/LT1467L are trimmed:
one at the negative supply and the other at the positive
supply. The resulting common mode rejection of 83dB
minimum is much better than other rail-to-rail input op
amps. A minimum open-loop gain of 400V/mV into a 10k
load virtually eliminates all gain error. Operation is speci-
fied for 3V, 5V and
±
5V supplies.
Unlike other rail-to-rail amplifiers, the input offset voltage
of 390µV maximum is guaranteed across the entire rail-to-
rail input range, not just at half supply. The graph below
contrasts the V
OS
specifications of the LT1466L/LT1467L
to a competitive part that is specified only at half supply.
As can be seen, the LT1466L/LT1467L’s limits are much
tighter for inputs near either supply.
The LT1466L is available in 8-lead PDIP and SO-8 pack-
ages with the standard dual pinout. The LT1467L features
the standard quad pinout and is available in a 16-lead
narrow SO package.
, LTC and LT are registered trademarks of Linear Technology Corporation.
Rail-to-Rail Input and Output
Low Supply Current: 75
µ
A Max
390
µ
V V
OS(MAX)
for V
CM
= V
–
to V
+
High Common Mode Rejection Ratio: 83dB Min
High A
VOL
: 400V/mV Min
Wide Supply Range: 2V to
±5V
Low Input Bias Current: 6nA Typ
120kHz Gain Bandwidth Product
APPLICATIONS
s
s
s
Supply Current Sensing
Driving A/D Converters
Test Equipment Amplifiers
TYPICAL APPLICATION
Variable Current Source
V
CC
2000
R2
10k
V
IN
0V TO 2.5V
R3
5.1Ω
INPUT OFFSET VOLTAGE (µV)
1000
+
1/2 LT1466L
VN2222
10k
+
1/2 LT1466L
TP0610
0
–
–
R2
I
O
= V
IN
R1
V
IN
=
51Ω
–1000
R1
100k
( )( )
( )
1
R3
I
O
–2000
0
1466L/67L TA01
U
U
U
Worst-Case V
OS
vs Input Common Mode Voltage
TYPICAL RAIL-TO-RAIL
AMPLIFIER (65dB CMRR)
LT1467L LIMITS
2
3
1
4
INPUT COMMON MODE VOLTAGE (V)
5
1466L/67L TA02
1
LT1466L/LT1467L
ABSOLUTE
MAXIMUM
RATINGS
Supply Voltage ........................................................
±8V
Input Current ......................................................
±15mA
Output Short-Circuit Duration (Note 1) .........Continuous
Specified Temperature Range ...................... 0°C to 70°C
Junction Temperature ........................................... 150°C
Storage Temperature Range ................. – 65°C to 150°C
Lead Temperature (Soldering, 10 sec).................. 300°C
PACKAGE/ORDER INFORMATION
TOP VIEW
OUT A 1
–IN A 2
A
+IN A 3
V
–
4
N8 PACKAGE
8-LEAD PDIP
B
5
8
7
6
V
+
OUT B
–IN B
+IN B
ORDER PART
NUMBER
LT1466LCN8
LT1466LCS8
S8 PART MARKING
1466L
S8 PACKAGE
8-LEAD PLASTIC SO
T
JMAX
= 150°C,
θ
JA
= 130°C/ W (N)
T
JMAX
= 150°C,
θ
JA
= 190°C/ W (S)
Consult factory for Industrial and Military grade parts.
ELECTRICAL CHARACTERISTICS
T
A
= 25°C, V
S
= 5V, 0V; V
S
= 3V, 0V; V
CM
= V
O
= half supply, unless otherwise noted.
SYMBOL
V
OS
∆V
OS
PARAMETER
Input Offset Voltage
Input Offset Voltage Shift
Input Offset Voltage Match
(Channel-to-Channel)
Input Bias Current
Input Bias Current Shift
Input Offset Current
Input Offset Current Shift
Input Bias Current Match
(Channel-to-Channel)
Input Noise Voltage Density
Input Noise Current Density
Large-Signal Voltage Gain
CONDITIONS
V
CM
= V
+
V
CM
= V
–
V
CM
= V
–
to V
+
V
CM
= V
–
, V
+
(Notes 3, 4)
V
CM
= V
+
V
CM
= V
–
V
CM
= V
–
to V
+
V
CM
= V
+
V
CM
= V
–
V
CM
= V
–
to V
+
V
CM
= V
+
(Note 4)
V
CM
= V
–
(Note 4)
f = 1kHz
f = 1kHz
V
S
= 5V, V
O
= 0.5V to 4.4V, R
L
= 10k
V
S
= 3V, V
O
= 0.5V to 2.4V, R
L
= 10k
MIN
TYP
110
110
75
150
3
–6
9
0.6
0.4
0.9
0.6
0.6
45
0.05
1500
1000
MAX
390
390
345
550
14
28
3.6
3.6
5.1
5.1
5.1
UNITS
µV
µV
µV
µV
nA
nA
nA
nA
nA
nA
nA
nA
nV/√Hz
pA/
√Hz
V/mV
V/mV
I
B
∆I
B
I
OS
∆I
OS
e
n
i
n
A
VOL
2
U
U
W
W W
U
W
TOP VIEW
OUT A 1
– IN A 2
+ IN A 3
V
+
4
+ IN B 5
– IN B 6
OUT B 7
NC 8
B
C
A
D
16 OUT D
15 – IN D
14 + IN D
13 V
–
12 + IN C
11 – IN C
10 OUT C
9
NC
ORDER PART
NUMBER
LT1467LCS
S PACKAGE
16-LEAD PLASTIC SO
T
JMAX
= 150°C,
θ
JA
= 150°C/ W
– 14
400
250
LT1466L/LT1467L
ELECTRICAL CHARACTERISTICS
T
A
= 25°C, V
S
= 5V, 0V; V
S
= 3V, 0V; V
CM
= V
O
= half supply, unless otherwise noted.
SYMBOL
CMRR
PSRR
V
OL
PARAMETER
Common Mode Rejection Ratio
CMRR Match (Channel-to-Channel)
Power Supply Rejection Ratio
PSRR Match (Channel-to-Channel)
Output Voltage Swing LOW
CONDITIONS
V
CM
= V
–
to V
+
, V
S
= 5V
V
CM
= V
–
to V
+
, V
S
= 5V (Note 4)
V
S
= 2.3V to 12V, V
CM
= V
O
= 0.5V
V
S
= 2.3V to 12V, V
CM
= V
O
= 0.5V (Note 4)
No Load
I
SINK
= 0.5mA
I
SINK
= 2.5mA
No Load
I
SOURCE
= 0.5mA
I
SOURCE
= 2.5mA
MIN
83
80
90
84
TYP
96
93
105
105
32
135
235
V
+
– 0.026
V
+
– 0.135
V
+
– 0.265
17
60
MAX
UNITS
dB
dB
dB
dB
mV
mV
mV
V
V
V
mA
µA
60
270
470
V
OH
Output Voltage Swing HIGH
I
SC
I
S
Short-Circuit Current
Supply Current per Amplifier
V
+
– 0.052
V
+
– 0.270
V
+
– 0.570
10
75
0°C
≤
T
A
≤
70°C, V
S
= 5V, 0V; V
S
= 3V, 0V; V
CM
= V
O
= half supply, unless otherwise noted.
SYMBOL
V
OS
V
OS
TC
∆V
OS
PARAMETER
Input Offset Voltage
Input Offset Voltage Drift (Note 2)
Input Offset Voltage Shift
Input Offset Voltage Match
(Channel-to-Channel)
Input Bias Current
CONDITIONS
V
CM
= V
+
V
CM
= V
–
V
CM
= V
–
to V
+
V
CM
= V
–
, V
+
(Notes 3, 4)
MIN
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
TYP
140
140
2
80
170
8
–8
16
0.7
0.5
0.8
0.7
0.6
500
400
96
93
105
105
42
150
270
V
+
– 0.033
V
+
– 0.155
V
+
– 0.310
16
70
MAX
585
585
7
500
825
16
32
5.3
5.3
7.5
7.5
7.5
UNITS
µV
µV
µV/°C
µV
µV
nA
nA
nA
nA
nA
nA
nA
nA
V/mV
V/mV
dB
dB
dB
dB
mV
mV
mV
V
V
V
mA
µA
I
B
∆I
B
I
OS
∆I
OS
A
VOL
CMRR
PSRR
V
OL
V
OH
I
SC
I
S
V
CM
= V
+
V
CM
= V
–
Input Bias Current Shift
V
CM
= V
–
to V
+
Input Offset Current
V
CM
= V
+
V
CM
= V
–
Input Offset Current Shift
V
CM
= V
–
to V
+
Input Bias Current Match
V
CM
= V
+
(Note 4)
(Channel-to-Channel)
V
CM
= V
–
(Note 4)
Large-Signal Voltage Gain
V
S
= 5V, V
O
= 0.5V to 4.4V, R
L
= 10k
V
S
= 3V, V
O
= 0.5V to 2.4V, R
L
= 10k
Common Mode Rejection Ratio
V
CM
= V
–
to V
+
, V
S
= 5V
CMRR Match (Channel-to-Channel) V
CM
= V
–
to V
+
, V
S
= 5V (Note 4)
Power Supply Rejection Ratio
V
S
= 2.3V to 12V, V
CM
= V
O
= 0.5V
PSRR Match (Channel-to-Channel) V
S
= 2.3V to 12V, V
CM
= V
O
= 0.5V (Note 4)
Output Voltage Swing LOW
No Load
I
SINK
= 0.5mA
I
SINK
= 2.5mA
Output Voltage Swing HIGH
No Load
I
SOURCE
= 0.5mA
I
SOURCE
= 2.5mA
Short-Circuit Current
Supply Current per Amplifier
– 16
100
70
80
75
80
80
80
300
540
V
+
– 0.065
V
+
– 0.305
V
+
– 0.620
7
85
3
LT1466L/LT1467L
ELECTRICAL CHARACTERISTICS
T
A
= 25°C, V
S
=
±5V,
V
CM
= V
O
= 0V, unless otherwise noted.
SYMBOL
V
OS
∆V
OS
PARAMETER
Input Offset Voltage
Input Offset Voltage Shift
Input Offset Voltage Match
(Channel-to-Channel)
Input Bias Current
CONDITIONS
V
CM
= V
+
V
CM
= V
–
V
CM
= V
–
to V
+
V
CM
= V
–
, V
+
(Notes 3, 4)
MIN
TYP
120
120
80
150
3
–6
9
0.6
0.4
0.9
0.6
0.6
450
130
0.04
102
99
–
+ 0.032
V
V
–
+ 0.135
V
–
+ 0.235
V
+
– 0.026
V
+
– 0.135
V
+
– 0.265
18
70
120
MAX
475
475
390
685
14
28
3.6
3.6
5.1
5.1
5.1
UNITS
µV
µV
µV
µV
nA
nA
nA
nA
nA
nA
nA
nA
V/mV
dB
V/µs
dB
dB
V
V
V
V
V
V
mA
µA
kHz
I
B
∆I
B
I
OS
∆I
OS
A
VOL
SR
CMRR
V
OL
V
OH
I
SC
I
S
GBW
V
CM
= V
+
V
CM
= V
–
Input Bias Current Shift
V
CM
= V
–
to V
+
Input Offset Current
V
CM
= V
+
V
CM
= V
–
Input Offset Current Shift
V
CM
= V
–
to V
+
Input Bias Current Match
V
CM
= V
+
(Note 4)
(Channel-to-Channel)
V
CM
= V
–
(Note 4)
Large-Signal Voltage Gain
V
O
=
±4.25V,
R
L
= 10k
Channel Separation
V
O
=
±4.25V,
R
L
= 10k
Slew Rate
A
V
= – 1, R
L
=
∞
Common Mode Rejection Ratio
V
CM
= V
–
to V
+
CMRR Match (Channel-to-Channel) V
CM
= V
–
to V
+
(Note 4)
Output Voltage Swing LOW
No Load
I
SINK
= 0.5mA
I
SINK
= 2.5mA
Output Voltage Swing HIGH
No Load
I
SOURCE
= 0.5mA
I
SOURCE
= 2.5mA
Short-Circuit Current
Supply Current per Amplifier
Gain Bandwidth Product
f = 1kHz
– 14
250
120
0.018
88
82
V
–
+ 0.060
V
–
+ 0.270
V
–
+ 0.470
V
+
– 0.052
V
+
– 0.270
V
+
– 0.570
10
80
0°C
≤
T
A
≤
70°C, V
S
=
±5V,
V
CM
= V
O
= 0V, unless otherwise noted.
SYMBOL
V
OS
∆V
OS
PARAMETER
Input Offset Voltage
Input Offset Voltage Shift
Input Offset Voltage Match
(Channel-to-Channel)
Input Bias Current
CONDITIONS
V
CM
= V
+
V
CM
= V
–
V
CM
= V
–
to V
+
V
CM
= V
–
, V
+
(Notes 3, 4)
MIN
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
TYP
150
150
90
180
8
–8
16
0.8
0.6
0.9
0.7
0.6
250
130
101
98
MAX
660
660
500
900
16
32
5.3
5.3
7.5
7.5
7.5
UNITS
µV
µV
µV
µV
nA
nA
nA
nA
nA
nA
nA
nA
V/mV
dB
dB
dB
I
B
∆I
B
I
OS
∆I
OS
A
VOL
CMRR
V
CM
= V
+
V
CM
= V
–
Input Bias Current Shift
V
CM
= V
–
to V
+
Input Offset Current
V
CM
= V
+
V
CM
= V
–
Input Offset Current Shift
V
CM
= V
–
to V
+
Input Bias Current Match
V
CM
= V
+
(Note 4)
(Channel-to-Channel)
V
CM
= V
–
(Note 4)
Large-Signal Voltage Gain
V
O
=
±4.25V,
R
L
= 10k
Channel Separation
V
O
=
±4.25V,
R
L
= 10k
Common Mode Rejection Ratio
V
CM
= V
–
to V
+
CMRR Match (Channel-to-Channel) V
CM
= V
–
to V
+
(Note 4)
– 16
100
120
86
80
4
LT1466L/LT1467L
ELECTRICAL CHARACTERISTICS
0°C
≤
T
A
≤
70°C, V
S
=
±5V,
V
CM
= V
O
= 0V, unless otherwise noted.
SYMBOL
V
OL
PARAMETER
Output Voltage Swing LOW
CONDITIONS
No Load
I
SINK
= 0.5mA
I
SINK
= 2.5mA
No Load
I
SOURCE
= 0.5mA
I
SOURCE
= 2.5mA
MIN
q
q
q
q
q
q
q
q
V
OH
Output Voltage Swing HIGH
I
SC
I
S
Short-Circuit Current
Supply Current per Amplifier
V
+
– 0.065
V
+
– 0.305
V
+
– 0.620
7
TYP
V
–
+ 0.042
V
–
+ 0.150
V
–
+ 0.270
V
+
– 0.033
V
+
– 0.155
V
+
– 0.310
18
70
MAX
V
–
+ 0.080
V
–
+ 0.300
V
–
+ 0.540
90
UNITS
V
V
V
V
V
V
mA
µA
The
q
denotes specifications which apply over the full operating
temperature range.
Note 1:
A heat sink may be required to keep the junction temperature below
the Absolute Maximum Rating when the output is shorted indefinitely.
Note 2:
This parameter is not 100% tested.
Note 3:
Input offset match is the difference in offset voltage between
amplifiers measured at both V
CM
= V
–
and V
CM
= V
+
.
Note 4:
Matching parameters are the difference between amplifiers A and
D and between B and C.
TYPICAL PERFORMANCE CHARACTERISTICS
V
OS
Distribution, V
CM
= 0V
25
V
S
= 5V, 0V
V
CM
= 0V
1900 AMPLIFIERS
25
V
S
= 5V, 0V
V
CM
= 5V
1900 AMPLIFIERS
20
PERCENT OF UNITS (%)
15
PERCENT OF UNITS (%)
PERCENT OF UNITS (%)
10
5
0
– 400 – 300 – 200 –100 0 100 200 300 400
INPUT OFFSET VOLTAGE (µV)
1466L/67L G01
U W
V
OS
Distribution, V
CM
= 5V
25
V
OS
Shift, V
CM
= 0V to 5V
V
S
= 5V, 0V
V
CM
= 0V TO 5V
1900 AMPLIFIERS
20
15
20
15
10
10
5
5
0
– 400 – 300 – 200 –100 0
100 200 300 400
INPUT OFFSET VOLTAGE (µV)
1466L/67L G02
0
– 400 – 300 – 200 –100 0 100 200 300 400
INPUT OFFSET VOLTAGE SHIFT (µV)
1466L/67L G03
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
