电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MGA-43628_15

产品描述High Linearity (2.0 – 2.2) GHz Power Amplifi er Module
文件大小383KB,共18页
制造商AVAGO
官网地址http://www.avagotech.com/
下载文档 全文预览

MGA-43628_15概述

High Linearity (2.0 – 2.2) GHz Power Amplifi er Module

文档预览

下载PDF文档
MGA-43628
High Linearity (2.0 – 2.2) GHz Power Amplifier Module
Data Sheet
Description
Avago Technologies’ MGA-43628 is a fully matched power
amplifier for use in the (2.0-2.2) GHz band. High linear
output power at 5 V is achieved through the use of Avago
Technologies’ proprietary 0.25
m
GaAs Enhancement-
mode pHEMT process. MGA-43628 is housed in a miniature
5.0 mm x 5.0 mm molded-chip-on-board (MCOB) module
package. A detector is also included on-chip. The compact
footprint coupled with high gain, high linearity and good
efficiency makes the MGA-43628 an ideal choice as a
power amplifier for small cell BTS PA applications.
Features

High linearity performance: Typ -50 dBc ACLR1
[1]
at
27.2 dBm linear output power (biased with 5.0 V ope-
rating voltage)

High Gain: 41.5 dB

Good efficiency

Fully matched

Built-in detector

GaAs E-pHEMT Technology
[2]

Low cost small package size: 5.0 x 5.0 x 0.9 mm

MSL3

Lead free/Halogen free RoHS compliance
Applications

Final stage high linearity amplifier for Picocell and
Enterprise Femtocell PA targeted for small cell BTS
downlink applications.
Specifications
2.14 GHz; 5.0 V, Idqtotal = 440 mA (typ), W-CDMA Test model #1,
64 DPCH downlink signal
Component Image
5.0 x 5.0 x 0.9 mm Package Outline
A
VAGO
43628
YYWW
XXXX
TOP VIEW
Note:
Package marking provides orientation
and identification
“43628 “ = Device part number
“YYWW” = year and work week
“XXXX” = assembly lot number

PAE: 14%

27.2 dBm linear Pout @ ACLR1 = -50 dBc
[1]

41.5 dB Gain

Detector range: 20 dB
Note:
1. W-CDMA Test model #1, 64DPCH downlink signal.
2. Enhancement mode technology employs positive Vgs, thereby
eliminating the need of negative gate voltage associated with
conventional depletion mode devices.
Pin Configuration
Functional Block Diagram
28 Vdd1
26 Vdd2
24 Vdd3
23 Vdd3
22 Vdd3
27 Gnd
25 Gnd
Vdd1
Vdd2
Vdd3
Gnd 1
Gnd 2
NC 3
RFin 4
NC 5
Gnd 6
NC 7
21 Gnd
20 Gnd
19 RFout
18 RFout
17 RFout
16 Gnd
RFin
1
st
Stage
2
nd
Stage
3
rd
Stage
RFout
Biasing Circuit
Vc1 Vc2 Vc3
VddBias
Vdet
(5.0 x 5.0 x 0.9) mm
15 Gnd
Attention: Observe precautions for
handling electrostatic sensitive devices.
ESD Machine Model = 60 V
ESD Human Body Model = 450 V
Refer to Avago Application Note A004R:
Electrostatic Discharge, Damage and Control.
Vc1 8
Vc2 9
Gnd 11
Gnd 13
VddBias 12
Vdet 14
Vc3 10

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2905  1385  1878  2718  2576  16  10  18  2  54 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved