). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed
copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and
is not required to ensure adequate bottom side solder interconnection.
d. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
e. Package limited, pulse time
≤
200 ms.
Document Number: 68840
S-82288-Rev. B, 22-Sep-08
www.vishay.com
1
New Product
SiR492DP
Vishay Siliconix
THERMAL RESISTANCE RATINGS
Parameter
Maximum Junction-to-Ambient
a, b
Maximum Junction-to-Case (Drain)
Notes:
a. Surface Mounted on 1" x 1" FR4 board.
b. Maximum under Steady State conditions is 70 °C/W.
t
≤
10 s
Steady State
Symbol
R
thJA
R
thJC
Typical
25
2.9
Maximum
30
3.5
Unit
°C/W
SPECIFICATIONS
T
J
= 25 °C, unless otherwise noted
Parameter
Static
Drain-Source Breakdown Voltage
V
DS
Temperature Coefficient
V
GS(th)
Temperature Coefficient
Gate-Source Threshold Voltage
Gate-Source Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
Drain-Source On-State Resistance
a
Forward Transconductance
a
Dynamic
b
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Gate Resistance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
C
iss
C
oss
C
rss
Q
g
Q
gs
Q
gd
R
g
t
d(on)
t
r
t
d(off)
t
f
t
d(on)
t
r
t
d(off)
t
f
V
DD
= 6 V, R
L
= 1.2
Ω
I
D
≅
5 A, V
GEN
= 8 V, R
g
= 1
Ω
V
DD
= 6 V, R
L
= 1.2
Ω
I
D
≅
5 A, V
GEN
= 4.5 V, R
g
= 1
Ω
f = 1 MHz
V
DS
= 6 V, V
GS
= 8 V, I
D
= 10 A
V
DS
= 6 V, V
GS
= 4.5 V, I
D
= 10 A
V
DS
= 6 V, V
GS
= 0 V, f = 1 MHz
3720
1290
840
73
41
4.5
8.5
1.4
27
125
53
12
16
55
53
9
2.1
41
190
80
18
25
85
80
15
ns
Ω
110
62
nC
pF
V
DS
ΔV
DS
/T
J
ΔV
GS(th)
/T
J
V
GS(th)
I
GSS
I
DSS
I
D(on)
R
DS(on)
g
fs
V
GS
= 0 V, I
D
= 250 µA
I
D
= 250 µA
V
DS
= V
GS
, I
D
= 250 µA
V
DS
= 0 V, V
GS
= ± 8 V
V
DS
= 12 V, V
GS
= 0 V
V
DS
= 12 V, V
GS
= 0 V, T
J
= 55 °C
V
DS
≥
5 V, V
GS
= 4.5 V
V
GS
= 4.5 V, I
D
= 15 A
V
GS
= 2.5 V, I
D
= 10 A
V
DS
= 5 V, I
D
= 15 A
30
0.0031
0.0037
110
0.0038
0.0047
0.4
12
12
- 3.1
1.0
± 100
1
10
V
mV/°C
V
nA
µA
A
Ω
S
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
www.vishay.com
2
Document Number: 68840
S-82288-Rev. B, 22-Sep-08
New Product
SiR492DP
Vishay Siliconix
SPECIFICATIONS
T
J
= 25 °C, unless otherwise noted
Parameter
Continuous Source-Drain Diode Current
Pulse Diode Forward Current
a
Body Diode Voltage
Body Diode Reverse Recovery Time
Body Diode Reverse Recovery Charge
Reverse Recovery Fall Time
Reverse Recovery Rise Time
Symbol
I
S
I
SM
V
SD
t
rr
Q
rr
t
a
t
b
I
F
= 2 A, dI/dt = 100 A/µs, T
J
= 25 °C
I
S
= 3.2 A
0.61
46
30
20
26
Test Conditions
T
C
= 25 °C
Min.
Typ.
Max.
35
60
1.2
70
50
Unit
Drain-Source Body Diode Characteristics
A
V
ns
nC
ns
Notes:
a. Pulse test; pulse width
≤
300 µs, duty cycle
≤
2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
中国 北京—— Analog Devices, Inc. （纽约证券交易所代码 : ADI ），全球领先的高性能信号处理解决方案供应商，最新推出两款模拟输出驱动器—— AD5750 和 AD5751 ，能显著提高过程控制应用的效率和可靠性，包括那些在高恒流电压和高温条件下工作的过程控制应用。这两款器件基于 ADI 公司的 iCMOS ™工业工艺技术，输出驱动器的精度...[详细]
DigiKey得捷技术专区
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
