电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74ALVC16244

产品描述Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85
文件大小257KB,共10页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 选型对比 全文预览

74ALVC16244概述

Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85

文档预览

下载PDF文档
74ALVC16244
Low−Voltage 1.8/2.5/3.3 V
16−Bit Buffer
With 3.6 V−Tolerant Inputs and Outputs
(3−State, Non−Inverting)
The 74ALVC16244 is an advanced performance, non−inverting
16−bit buffer. It is designed for very high−speed, very low−power
operation in 1.8 V, 2.5 V or 3.3 V systems.
The 74ALVC16244 is nibble controlled with each nibble
functioning identically, but independently. The control pins may be
tied together to obtain full 16−bit operation. The 3−state outputs are
controlled by an Output Enable (OEn) input for each nibble. When
OEn is LOW, the outputs are on. When OEn is HIGH, the outputs are
in the high impedance state.
http://onsemi.com
MARKING DIAGRAM
48
48
1
74ALVC16244DT
AWLYYWW
Designed for Low Voltage Operation: V
CC
= 1.65−3.6 V
3.6 V Tolerant Inputs and Outputs
High Speed Operation: 3.0 ns max for 3.0 to 3.6 V
TSSOP−48
DT SUFFIX
CASE 1201
A
Location
WL
YY
WW
1
3.7 ns max for 2.3 to 2.7 V
6.0 ns max for 1.65 to 1.95 V
Static Drive:
±24
mA Drive at 3.0 V
±12
mA Drive at 2.3 V
±4
mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
Near Zero Static Supply Current in All Three Logic States (40
mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
±250
mA @ 125°C
ESD Performance: Human Body Model >2000 V;
Machine Model >200 V
Second Source to Industry Standard 74ALVC16244
= Assembly
= Wafer Lot
= Year
= Work Week
ORDERING INFORMATION
Device
74ALVC16244DTR
Package
TSSOP
Shipping
2500/Tape & Reel
†To ensure the outputs activate in the 3−state condition, the output enable pins
should be connected to V
CC
through a pull−up resistor. The value of the resistor is
determined by the current sinking capability of the output connected to the OE pin.
©
Semiconductor Components Industries, LLC, 2006
June, 2006
Rev. 1
1
Publication Order Number:
74ALVC16244/D

74ALVC16244相似产品对比

74ALVC16244 74ALVC16244DTR
描述 Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85 Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 521  365  2653  2894  385  16  50  1  22  42 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved