NCP81232
Dual-Channel/Multi-Phase
Controller for DrMOS
The NCP81232, a dual−channel/multi−phase synchronous buck
controller, provides power management solutions for various
applications supported by DrMOS. It has 8 programmable
power−stage configurations, differential voltage and current sense,
flexible power sequence programming, and comprehensive
protections.
Features
www.onsemi.com
MARKING
DIAGRAM
1
40
1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Vin = 4.5~20 V with Input Feedforward
Integrated 5.35 V LDO
Vout = 0.6 V ~ 5.3 V
Fsw = 200k ~ 1.2 MHz
PWM Output Compatible to 3.3 V and 5 V DrMOS
Flexible 8 Combinations of Power Stage Configurations (1~2 Output
Rails, 1~4 Phases)
DDR Power Mode Option
Interleaved Operation
Differential Output Voltage Sense
Differential Current Sense Compatible for both Inductor DCR Sense
and DrMOS Iout
2 Enables with Programmable Input UVLO
Programmable DrMOS Power Ready Detection (DRVON)
2 Power Good Indicators
Comprehensive Fault Indicator
Externally Programmable Soft Start and Delay Time
Programmable Hiccup Over Current Protection
Hiccup Under Voltage Protection
Recoverable Over Voltage Protection
Hiccup Over Temperature Protection
Thermal Shutdown Protection
QFN−40, 5x5 mm, 0.4 mm Pitch Package
This is a Pb−Free Device
Telecom Applications
Server and Storage System
Multiple Rail Systems
DDR Applications
QFN40
CASE 485CR
TBD
YYWWAG
A
YY
WW
G
= Assembly Location
= Year
= Work Week
= Pb−Free Package
ORDERING INFORMATION
Device
NCP81232MNTXG
Package
QFN40
(Pb−Free)
Shipping
†
2500 /
Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Typical Applications
©
Semiconductor Components Industries, LLC, 2015
June, 2015
−
Rev. 0
1
Publication Order Number:
NCP81232/D
NCP81232
40
VCC5V
39
VREF
38
ILMT1
37
OTP1
36
COMP1
35
FB1
34
DIFFOUT1
33
VSN1
32
VSP1
31
PWM1
ISP1
1
VIN
30
2
EN1
ISN1
29
3
EN2
ISP2
ISN2
28
4
5
DRVON
PGOOD 1
27
26
6
PGOOD 2
GND
41
PWM2
PWM3
25
7
FAULT
ISP3
24
8
9
DLY 1
DLY 2
/ DDR
DIFFOUT2
SS
OTP2
/ REFIN
COMP2
ILMT2
CNFG
FSET
FB2
ISN3
ISP4
23
22
10
ISN4
PWM4
VSP2
VSN2
21
11
12
13
14
15
16
17
18
19
20
Figure 1. Pin Configuration
PIN DESCRIPTION
Pin
1
Name
VIN
Type
Power Input
Description
Power Supply Input. Power supply input pin of the device, which is connected to the
integrated 5V LDO. 4.7
mF
or more ceramic capacitors must bypass this input to power
ground. The capacitors should be placed as close as possible to this pin.
Enable 1. Logic high enables channel 1 and logic low disables channel 1. Input supply
UVLO can be programmed at this pin for channel 1.
Enable 2. Logic high enables channel 2 and logic low disables channel 2. Input supply
UVLO can be programmed at this pin for channel 2.
Driver On. Logic high input means drivers’ power is ready.
Power GOOD 1. Open−drain output. Provides a logic high valid power good output signal,
indicating the regulator’s output is in regulation window of channel 1.
Power GOOD 2. Open−drain output. Provides a logic high valid power good output signal,
indicating the regulator’s output is in regulation window of channel 2.
Fault. Digital output to indicate fault mode.
Delay 1. A resistor from this pin to GND programs delay time of soft start for channel 1.
Delay 2 / DDR. A resistor from this pin to GND programs delay time of soft start for
channel 2. Short to GND to have DDR operation mode.
Soft Start Time. A resistor from this pin to ground programs soft start time for both
channels.
Frequency Selection. A resistor from this pin to ground programs switching frequency.
Configuration. A resistor from this pin to ground programs configuration of power stages.
Limit of Current 2. Voltage at this pin sets over−current threshold for channel 2.
2
3
4
5
6
7
8
9
10
11
12
13
EN1
EN2
DRVON
PGOOD1
PGOOD2
FAULT
DLY1
DLY2
/DDR
SS
FSET
CNFG
ILIMT2
Analog Input
Analog Input
Logic Input
Logic Output
Logic Output
Logic Output
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
www.onsemi.com
2
NCP81232
PIN DESCRIPTION
Pin
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Name
OTP2
/REFIN
COMP2
FB2
DIFFOUT2
VSN2
VSP2
PWM4
ISN4
ISP4
ISN3
ISP3
PWM3
PWM2
ISN2
ISP2
ISN1
ISP1
PWM1
VSP1
VSN1
DIFFOUT1
FB1
COMP1
OTP1
ILIMT1
VREF
VCC5V
Type
Analog Input
Analog Output
Analog Input
Analog Output
Analog Input
Analog Input
Analog Output
Analog Input
Analog Input
Analog Input
Analog Input
Analog Output
Analog Output
Analog Input
Analog Input
Analog Input
Analog Input
Analog Output
Analog Input
Analog Input
Analog Output
Analog Input
Analog Output
Analog Input
Analog Input
Analog Output
Analog Power
Description
Over Temperature Protection 2 / Reference Input. Voltage at this pin sets
over−temperature threshold for channel 2. Reference input pin in DDR mode.
Compensation 2. Output pin of error amplifier of channel 2.
Feedback 2. Inverting input of internal error amplifier for channel 2.
Differential Amplifier Output 2. Output pin of differential voltage sense amplifier of
channel 2.
Voltage Sense Negative Input 2. Inverting input of differential voltage sense amplifier of
channel 2.
Voltage Sense Positive Input 2. Non−inverting input of differential voltage sense amplifier
of channel 2.
PWM 4. PWM output of phase 4.
Current Sense Negative Input 4. Inverting input of differential current sense amplifier of
phase 4.
Current Sense Positive Input 4. Non−inverting input of differential current sense amplifier
of phase 4.
Current Sense Negative Input 3. Inverting input of differential current sense amplifier of
phase 3.
Current Sense Positive Input 3. Non−inverting input of differential current sense amplifier
of phase 3.
PWM 3. PWM output of phase 3.
PWM 2. PWM output of phase 2.
Current Sense Negative Input 2. Inverting input of differential current sense amplifier of
phase 2.
Current Sense Positive Input 2. Non−inverting input of differential current sense amplifier
of phase 2.
Current Sense Negative Input 1. Inverting input of differential current sense amplifier of
phase 1.
Current Sense Positive Input 1. Non−inverting input of differential current sense amplifier
of phase 1.
PWM 1. PWM output of phase 1.
Voltage Sense Positive Input 1. Non−inverting input of differential voltage sense amplifier
of channel 1.
Voltage Sense Negative Input 1. Inverting input of differential voltage sense amplifier of
channel 1.
Differential Amplifier Output 1. Output pin of differential voltage sense amplifier of
channel 1.
Feedback 1. Inverting input of internal error amplifier for channel 1.
Compensation 1. Output pin of error amplifier of channel 1.
Over Temperature Protection 1. Voltage at this pin sets over−temperature threshold for
channel 1.
Limit of Current 1. Voltage at this pin sets over−current threshold for channel 1.
Output of Reference. Output of 0.6 V reference. A 10nF ceramic capacitor bypasses this
input to GND. This capacitor should be placed as close as possible to this pin.
Voltage Supply of Controller. Output of integrated 5.35V LDO and power supply input pin
of control circuits. A 4.7
mF
ceramic capacitor bypasses this input to GND. This capacitor
should be placed as close as possible to this pin.
Thermal Pad and Analog Ground. Ground of internal control circuits. Must be connected to
the system ground.
41
THERM
/GND
Analog Ground
www.onsemi.com
3
NCP81232
VIN
VIN
VCC
5V
VREF
EN
1
PGOOD
1
VREF
EN
1
PGOOD
1
PWM
1
PWM
2
ISP
1
ISN
1
ISP
1
ISN
1
PWM
VIN
VSWH
Vout
1
NCP
5369
DISB
#
CGND
PGND
ISP
1
ISN
1
VIN
DIFFOUT
1
FB
1
COMP
1
VSP
1
VSN
1
DRVON
1
DLY
1
ISP
2
SS
CNFG
FSET
VIN
PWM
3
PWM
4
ISP
3
ISN
3
ISP
3
ISN
3
PWM
VSWH
Vout
2
ISN
2
ISP
2
ISN
2
VSP
1
VSN
1
PWM
VIN
VSWH
NCP
5369
DISB
#
CGND
PGND
ISP
2
ISN
2
VSN
1
VSP
1
VIN
NCP
81232
NCP
5369
DISB
#
CGND
PGND
ISP
3
ISN
3
VIN
DIFFOUT
2
FB
2
COMP
2
EN
2
PGOOD
2
VSP
2
VSN
2
DRVON
2
EN
2
PGOOD
2
DLY
2
GND
ISP
4
ISN
4
ISP
4
ISN
4
CGND
PGND
ISP
4
ISN
4
VSN
2
VSP
2
VSP
2
VSN
2
PWM
VIN
VSWH
NCP
5369
DISB
#
Figure 2. Typical Application Circuit for Dual Channel Applications (2 Phase + 2 Phase)
www.onsemi.com
4
NCP81232
VIN
VIN
VCC5V
PWM1
PWM
VIN
VSWH
Vout1
NCP5369
VREF
EN1
PGOOD
1
PWM2
ISP1
ISN1
CGND
PGND
ISP1
ISN1
VIN
DIFFOUT
1
VSP1
VSN1
EN1
PGOOD
1
ISP1
ISN1
FB1
VSP1
VSN1
VIN
PWM
VSWH
COMP
1
NCP5369
DLY1
ISP2
ISN2
ISP2
ISN2
CGND
PGND
ISP2
ISN2
VSN1
VSP1
VIN
SS
CNFG
FSET
NCP81232
VIN
PWM3
PWM
VSWH
NCP5369
PWM4
ISP3
ISN3
CGND
PGND
ISP3
ISN3
VIN
ISP3
ISN3
VIN
PWM
VSWH
NCP5369
ISP4
ISN4
GND
ISP4
ISN4
CGND
PGND
ISP4
ISN4
Figure 3. Typical Application Circuit for Single Channel Applications (4 Phase)
www.onsemi.com
5
无线连接
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
