Datasheet> 器件分类 > 半导体> 逻辑> 74LVC00AT14-13

74LVC00AT14-13: 产品描述LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14; 产品类别半导体逻辑; 文件大小174KB，共9页; 制造商Diodes; 官网地址http://www.diodes.com/

下载文档详细参数选型对比全文预览

74LVC00AT14-13在线购买

供应商	器件名称	价格	最低购买	库存
	74LVC00AT14-13	-	-	点击查看	点击购买

74LVC00AT14-13概述

LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14

LVC/LCX/Z 系列, 四 2输入与非门, PDSO14

74LVC00AT14-13规格参数

参数名称	属性值
功能数量	4
端子数量	14
最小工作温度	-40 Cel
最大工作温度	125 Cel
额定供电电压	3.3
最小供电/工作电压	1.65 V
最大供电/工作电压	5.5 V
加工封装描述	GREEN, TSSOP-14
each_compli	Yes
欧盟RoHS规范	Yes
状态	Active
逻辑IC类型	NAND GATE
sub_category	Gates
系列	LVC/LCX/Z
jesd_30_code	R-PDSO-G14
jesd_609_code	e3
load_capacitance__cl_	50 pF
max_i_ol_	0.0240 Amp
moisture_sensitivity_level	1
输入数	2
包装材料	PLASTIC/EPOXY
ckage_code	TSSOP
ckage_equivalence_code	TSSOP14,.25
包装形状	RECTANGULAR
包装尺寸	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
cking_method	TAPE AND REEL
eak_reflow_temperature__cel_	260
wer_supplies__v_	3.3
._delay_nom_su	5.5 ns
传播延迟TPD	14 ns
qualification_status	COMMERCIAL
schmitt_trigge	NO
seated_height_max	1.2 mm
表面贴装	YES
工艺	CMOS
温度等级	AUTOMOTIVE
端子涂层	MATTE TIN
端子形式	GULL WING
端子间距	0.6500 mm
端子位置	DUAL
ime_peak_reflow_temperature_max__s_	40
length	5 mm
width	4.4 mm

文档预览

下载PDF文档

全文
预览

74LVC00A

QUADRUPLE 2-INPUT NAND GATES

Description

The 74LVC00A provides four independent 2-input NAND gates. The

device is designed for operation with a power supply range of 1.65V

to 5.5V. The inputs are tolerant to 5.5V allowing this device to be

used in a mixed voltage environment. The device is fully specified for

partial power down applications using IOFF.

The IOFF circuitry

Pin Assignments

( Top View )

GND

Vcc

disables the output preventing damaging current backflow when the

device is powered down.

The gates perform the positive Boolean function:

•

Features

•

Supply Voltage Range from 1.65V to 5.5V

Sinks 24mA at V

= 3.3V

CMOS low power consumption

IOFF Supports Partial-Power-Down Mode Operation

Inputs or outputs accept up to 5.5V

Inputs can be driven by 3.3V or 5.5V allowing for voltage

translation applications.

ESD Protection Exceeds JESD 22

200-V Machine Model (A115-A)

2000-V Human Body Model (A114-A)

Exceeds 1000-V Charged Device Model (C101C)

•

Latch-Up Exceeds 250mA per JESD 78, Class II

Range of Package Options SO-14 and TSSOP-14

Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)

Halogen and Antimony Free. “Green” Device (Note 3)

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

2. See http://www.diodes.com for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and

<1000ppm antimony compounds.

Applications

•

Voltage Level Shifting

General Purpose Logic

Power Down Signal Isolation

Wide array of products such as:

PCs, networking, notebooks, ultrabooks, netbooks

Computer peripherals, hard drives, CD/DVD ROM

TV, DVD, DVR, set top box

Notes:

74LVC00A

Document number: DS35257 Rev. 3 - 2

1 of 9

www.diodes.com

June 2012

74LVC00AT14-13相似产品对比

	74LVC00AT14-13	74LVC00A	74LVC00AS14	74LVC00AT14
描述	LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14	LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14	LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14	LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14
功能数量	4	4	4	4
端子数量	14	14	14	14
最小工作温度	-40 Cel	-40 Cel	-40 Cel	-40 Cel
最大工作温度	125 Cel	125 Cel	125 Cel	125 Cel
额定供电电压	3.3	3.3 V	3.3 V	3.3 V
最小供电/工作电压	1.65 V	1.65 V	1.65 V	1.65 V
最大供电/工作电压	5.5 V	5.5 V	5.5 V	5.5 V
加工封装描述	GREEN, TSSOP-14	绿色, SOP-14	绿色, SOP-14	绿色, SOP-14
欧盟RoHS规范	Yes	Yes	Yes	Yes
状态	Active	ACTIVE	ACTIVE	ACTIVE
逻辑IC类型	NAND GATE	与非门	与非门	与非门
系列	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
输入数	2	2	2	2
包装材料	PLASTIC/EPOXY	塑料/环氧树脂	塑料/环氧树脂	塑料/环氧树脂
包装形状	RECTANGULAR	矩形的	矩形的	矩形的
包装尺寸	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
传播延迟TPD	14 ns	14 ns	14 ns	14 ns
表面贴装	YES	Yes	Yes	Yes
工艺	CMOS	CMOS	CMOS	CMOS
温度等级	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
端子涂层	MATTE TIN	MATTE 锡	MATTE 锡	MATTE 锡
端子形式	GULL WING	GULL WING	GULL WING	GULL WING
端子间距	0.6500 mm	1.27 mm	1.27 mm	1.27 mm
端子位置	DUAL	双	双	双
无铅	-	Yes	Yes	Yes

推荐资源

ARM APB总线资料: 总线对CPU的重要性，就不细说了。老实说官方手册讲的不错了，这个资料也没有比官方的协议多什么内容，只是提供一种他人的视角参考吧，有人是这样看手册的 ...; 5525 FPGA/CPLD

【最小系统板】50*50尺寸压缩，请斧正: 104194104199 这次不能算是乱画了，花了一个下午的时间。所有的IO都引了出来，保证了插针直接的距离都是100mil。图中左下方的插针是JTAG的接口，其他三个方向的插针横向、纵向保证在100mil ......; wstt 微控制器 MCU

新手求助 J-LINK连接问题: 新买的arm开发板，芯片型号：STM32F103VET6, 编译器：IAR,仿真器：J-LINK。下载程序的时候提示：API Error: Debugger tries to select a device after communication with the target CPU has ......; he123pping ARM技术

什么样的子程序能通用？: 新手刚学，看到一些书介绍一些可以现成使用的子程序与我想象的大不一样，感到十分困惑！不禁问：类似象键盘，显示器件的这些子程序有没有通用的？...; liweiliang 单片机

一种基于FPGA的A超数字式探伤系统的研究.pdf: 一种基于FPGA的A超数字式探伤系统的研究.pdf ...; zxopenljx FPGA/CPLD

国庆散分！: 想散个分，等级太低了只能搞一百 -- 版主不要把我的贴搞到扩充板块的去了http://forum.eeworld.net/PointForum/ui/scripts/eeworld/Plugin/003/monkey/20.gif 国庆好开心 http://for ......; 毅通客服1 嵌入式系统

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多