74LCX74 — Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
March 2008
74LCX74
Low Voltage Dual D-Type Positive Edge-Triggered
Flip-Flop with 5V Tolerant Inputs
Features
■
5V tolerant inputs
■
2.3V–3.6V V
CC
specifications provided
■
7.0ns t
PD
max. (V
CC
=
3.3V), 10µA I
CC
max.
■
Power down high impedance inputs and outputs
■
±24mA output drive (V
CC
=
3.0V)
■
Implements
proprietary
noise/EMI reduction circuitry
■
Latch-up performance exceeds JEDEC 78 conditions
■
ESD performance:
General Description
The LCX74 is a dual D-type flip-flop with Asynchronous
Clear and Set inputs and complementary (Q, Q) outputs.
Information at the input is transferred to the outputs on
the positive edge of the clock pulse. After the Clock
Pulse input threshold voltage has been passed, the Data
input is locked out and information present will not be
transferred to the outputs until the next rising edge of the
Clock Pulse input.
Asynchronous Inputs:
■
LOW input to S
D
(Set) sets Q to HIGH level
■
LOW input to C
D
(Clear) sets Q to LOW level
■
Clear and Set are independent of clock
■
Simultaneous LOW on C
D
and S
D
makes both Q
– Human body model
>
2000V
– Machine model
>
200V
■
Leadless Pb-Free DQFN package
and Q HIGH
Ordering Information
Order Number
74LCX74M
74LCX74SJ
74LCX74BQX
(1)
74LCX74MTC
Package
Number
M14A
M14D
MLP14A
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN),
JEDEC MO-241, 2.5 x 3.0mm
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Note:
1. DQFN package available in Tape and Reel only.
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
©1995 Fairchild Semiconductor Corporation
74LCX74 Rev. 1.7.0
www.fairchildsemi.com
74LCX74 — Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
Connection Diagrams
Pin Assignments for SOIC, SOP, and TSSOP
Logic Symbols
IEEE/IEC
Pad Assignment for DQFN
Truth Table
(Each Half)
(Top View)
Inputs
S
D
C
D
H
L
L
H
H
H
L
Outputs
D
X
X
X
H
L
X
CP
X
X
X
Q
H
L
H
H
L
Q
0
Q
L
H
H
L
H
Q
0
Pin Description
Pin Names
D
1
, D
2
CP
1
, CP
2
C
D1
, C
D2
S
D1
, S
D2
Q
1
, Q
1
, Q
2
, Q
2
L
H
Description
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs
L
H
H
H
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
=
LOW-to-HIGH Clock Transition
Q
0
(Q
0
)
=
Previous Q(Q) before LOW-to-HIGH Transition
of Clock
©1995 Fairchild Semiconductor Corporation
74LCX74 Rev. 1.7.0
www.fairchildsemi.com
2
74LCX74 — Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
V
CC
V
I
V
O
I
IK
I
OK
Supply Voltage
DC Input Voltage
Parameter
Rating
–0.5V to +7.0V
–0.5V to +7.0V
–0.5V to V
CC
+ 0.5V
–50mA
–50mA
+50mA
±50mA
±100mA
±100mA
–65°C to +150°C
DC Output Voltage, Output in HIGH or LOW State
(2)
DC Input Diode Current, V
I
<
GND
DC Output Diode Current
V
O
<
GND
V
O
>
V
CC
I
O
I
CC
I
GND
T
STG
DC Output Source/Sink Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
Note:
2. I
O
Absolute Maximum Rating must be observed.
Recommended Operating Conditions
(3)
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
V
CC
Supply Voltage
Operating
Data Retention
V
I
V
O
I
OH
/ I
OL
Input Voltage
Parameter
Min.
2.0
1.5
0
0
Max.
3.6
3.6
5.5
V
CC
±24
±12
±8
Units
V
V
V
mA
Output Voltage, HIGH or LOW State
Output Current
V
CC
=
3.0V–3.6V
V
CC
=
2.7V–3.0V
V
CC
=
2.3V–2.7V
T
A
∆
t /
∆
V
Free-Air Operating Temperature
Input Edge Rate, V
IN
=
0.8V–2.0V, V
CC
=
3.0V
–40
0
85
10
°C
ns / V
Note:
3. Unused inputs must be held HIGH or LOW. They may not float.
©1995 Fairchild Semiconductor Corporation
74LCX74 Rev. 1.7.0
www.fairchildsemi.com
3
74LCX74 — Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
DC Electrical Characteristics
T
A
=
–40°C to +85°C
Symbol
V
IH
V
IL
V
OH
Parameter
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
V
CC
(V)
2.3–2.7
2.7–3.6
2.3–2.7
2.7–3.6
2.3–3.6
2.3
2.7
3.0
Conditions
Min.
1.7
2.0
Max.
Units
V
0.7
0.8
I
OH
=
–100µA
I
OH
=
–8mA
I
OH
=
–12mA
I
OH
=
–18mA
I
OH
=
–24mA
I
OL
=
100µA
I
OL
=
8mA
I
OL
=
12mA
I
OL
=
16mA
I
OL
=
24mA
0
≤
V
I
≤
5.5V
V
I
or V
O
=
5.5V
V
I
=
V
CC
or GND
3.6V
≤
V
I
≤
5.5V
V
IH
=
V
CC
– 0.6V
V
CC
– 0.2
1.8
2.2
2.4
2.2
0.2
0.6
0.4
0.4
0.55
±5.0
10
10
±10
500
V
V
V
OL
LOW Level Output Voltage
2.3–3.6
2.3
2.7
3.0
V
I
I
I
OFF
I
CC
∆I
CC
Input Leakage Current
Power-Off Leakage Current
Quiescent Supply Current
Increase in I
CC
per Input
2.3–3.6
0
2.3–3.6
2.3–3.6
µA
µA
µA
µA
AC Electrical Characteristics
T
A
=
–40°C to +85°C, R
L
=
500Ω
V
CC
=
3.3V ± 0.3V,
C
L
=
50pF
Symbol
f
MAX
t
PHL
, t
PLH
t
PHL
, t
PLH
t
S
t
H
t
W
t
W
t
REC
V
CC
=
2.7V,
C
L
=
50pF
Min.
150
1.5
1.5
2.5
1.5
3.3
3.6
3.0
V
CC
=
2.5V ± 0.2V,
C
L
=
30pF
Min.
150
1.5
1.5
4.0
2.0
4.0
4.0
4.5
Parameter
Maximum Clock Frequency
Propagation Delay,
CP
n
to Q
n
or Q
n
Propagation Delay,
C
Dn
or S
Dn
to Q
n
or Q
n
Setup Time
Hold Time
Pulse Width CP
Pulse Width and C
D
, S
D
Recovery Time
Min.
150
1.5
1.5
2.5
1.5
3.3
3.3
2.5
Max.
7.0
7.0
Max.
8.0
8.0
Max.
8.4
8.4
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
t
OSHL
, t
OSLH
Output to Output Skew
(4)
1.0
Note:
4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate
outputs of the same device. The specification applies to any outputs switching in the same direction, either
HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
©1995 Fairchild Semiconductor Corporation
74LCX74 Rev. 1.7.0
www.fairchildsemi.com
4
74LCX74 — Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
Dynamic Switching Characteristics
T
A
=
25°C
Symbol
V
OLP
V
OLV
Parameter
Quiet Output Dynamic Peak V
OL
Quiet Output Dynamic Valley V
OL
V
CC
(V)
3.3
2.5
3.3
2.5
Conditions
C
L
=
50pF, V
IH
=
3.3V, V
IL
=
0V
C
L
=
30pF, V
IH
=
2.5V, V
IL
=
0V
C
L
=
50pF, V
IH
=
3.3V, V
IL
=
0V
C
L
=
30pF, V
IH
=
2.5V, V
IL
=
0V
Typical
0.8
0.6
–0.8
–0.6
Unit
V
V
Capacitance
Symbol
C
IN
C
OUT
C
PD
Parameter
Input Capacitance
Output Capacitance
Power Dissipation Capacitance
Conditions
V
CC
=
Open, V
I
=
0V or V
CC
V
CC
=
3.3V, V
I
=
0V or V
CC
V
CC
=
3.3V, V
I
=
0V or V
CC
, f
=
10MHz
Typical
7
8
25
Units
pF
pF
pF
©1995 Fairchild Semiconductor Corporation
74LCX74 Rev. 1.7.0
www.fairchildsemi.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
