Si8610/20/21/22
L
O W
- P
O W E R
S
I N G LE A N D
D
U A L
-C
H A N N E L
D
I G I TA L
I
S O L A T O R S
Features
High-speed operation
DC to 150 Mbps
No start-up initialization required
Wide Operating Supply Voltage
2.5–5.5 V
Up to 5000 V
RMS
isolation
60-year life at rated working voltage
High electromagnetic immunity
Ultra low power (typical)
5 V Operation
1.6 mA per channel at 1 Mbps
5.5 mA per channel at 100 Mbps
2.5 V Operation
1.5 mA per channel at 1 Mbps
3.5 mA per channel at 100 Mbps
Schmitt trigger inputs
Selectable fail-safe mode
Default high or low output
(ordering option)
Precise timing (typical)
10 ns propagation delay
1.5 ns pulse width distortion
0.5 ns channel-channel skew
2 ns propagation delay skew
5 ns minimum pulse width
Transient Immunity 50 kV/µs
AEC-Q100 qualification
Wide temperature range
–40 to 125 °C
RoHS-compliant packages
SOIC-16 wide body
SOIC-8 narrow body
Applications
Industrial automation systems
Medical electronics
Hybrid electric vehicles
Isolated switch mode supplies
Isolated ADC, DAC
Motor control
Power inverters
Communications systems
Ordering Information:
See page 27.
Safety Regulatory Approvals
UL 1577 recognized
Up to 5000 V
RMS
for 1 minute
CSA component notice 5A approval
IEC 60950-1, 61010-1, 60601-1
(reinforced
insulation)
VDE certification conformity
IEC 60747-5-2
(VDE0884 Part 2)
EN60950-1
(reinforced insulation)
Description
Silicon Lab's family of ultra-low-power digital isolators are CMOS devices
offering substantial data rate, propagation delay, power, size, reliability, and
external BOM advantages over legacy isolation technologies. The operating
parameters of these products remain stable across wide temperature ranges
and throughout device service life for ease of design and highly uniform
performance. All device versions have Schmitt trigger inputs for high noise
immunity and only require VDD bypass capacitors.
Data rates up to 150 Mbps are supported, and all devices achieve propagation
delays of less than 10 ns. Ordering options include a choice of isolation ratings
(3.75 and 5 kV) and a selectable fail-safe operating mode to control the default
output state during power loss. All products >1 kV
RMS
are safety certified by
UL, CSA, and VDE, and products in wide-body packages support reinforced
insulation withstanding up to 5 kV
RMS
.
Rev. 1.3 6/12
Copyright © 2012 by Silicon Laboratories
Si8610/20/21/22
Si8610/20/21/22
2
Rev. 1.3
Si8610/20/21/22
T
ABLE O F
C
ONTENTS
Section
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.2. Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.1. Device Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
3.2. Undervoltage Lockout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3.3. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.4. Fail-Safe Operating Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.5. Typical Performance Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4. Pin Descriptions (Wide-Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
5. Pin Descriptions (Narrow-Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
6. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
7. Package Outline: 16-Pin Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
8. Land Pattern: 16-Pin Wide-Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
9. Package Outline: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
10. Land Pattern: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
11. Top Marking: 16-Pin Wide Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
11.1. 16-Pin Wide Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
11.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
12. Top Marking: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
12.1. 8-Pin Narrow Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
12.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36
Rev. 1.3
3
Si8610/20/21/22
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Ambient Operating Temperature*
Supply Voltage
Symbol
Test Condition
150 Mbps, 15 pF, 5 V
T
A
V
DD1
V
DD2
Min
–40
2.5
2.5
Typ
25
—
—
Max
125*
5.5
5.5
Unit
°C
V
V
*Note:
The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels,
and supply voltage.
Table 2. Electrical Characteristics
(V
DD1
= 5 V ±10%, V
DD2
= 5 V ±10%, T
A
= –40 to 125 ºC)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
VDD Undervoltage Threshold
VDD Undervoltage Threshold
VDD Negative-Going Lockout
Hysteresis
Positive-Going Input Threshold
Negative-Going Input
Threshold
Input Hysteresis
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage
Low Level Output Voltage
Input Leakage Current
Output Impedance
1
VDDUV+
VDDUV–
VDD
HYS
VT+
VT–
V
HYS
V
IH
V
IL
V
OH
V
OL
I
L
Z
O
V
DD1
, V
DD2
rising
V
DD1
, V
DD2
falling
1.95
1.88
50
2.24
2.16
70
1.67
1.23
0.44
—
—
4.8
0.2
—
50
2.375
2.325
95
1.9
1.4
0.50
—
0.8
—
0.4
±10
—
V
V
mV
V
V
V
V
V
V
V
µA
All inputs rising
All inputs falling
1.4
1.0
0.38
2.0
—
loh = –4 mA
lol = 4 mA
V
DD1
,V
DD2
– 0.4
—
—
—
Notes:
1.
The nominal output impedance of an isolator driver channel is approximately 50
,
±40%, which is a
combination of the value of the on-chip series termination resistor and channel resistance of the output driver
FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately
terminated with controlled impedance PCB traces.
2.
t
PSK(P-P)
is the magnitude of the difference in propagation delay times measured between different units
operating at the same supply voltages, load, and ambient temperature.
3.
Start-up time is the time period from the application of power to valid data at the output.
4
Rev. 1.3
Si8610/20/21/22
Table 2. Electrical Characteristics (Continued)
(V
DD1
= 5 V ±10%, V
DD2
= 5 V ±10%, T
A
= –40 to 125 ºC)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
DC Supply Current
(All inputs 0 V or at Supply)
Si8610Bx, Ex
V
DD1
V
DD2
V
DD1
V
DD2
Si8620Bx, Ex
V
DD1
V
DD2
V
DD1
V
DD2
Si8621Bx, Ex
V
DD1
V
DD2
V
DD1
V
DD2
Si8622Bx, Ex
V
DD1
V
DD2
V
DD1
V
DD2
Si8610Bx, Ex
V
DD1
V
DD2
Si8620Bx, Ex
V
DD1
V
DD2
Si8621Bx, Ex
V
DD1
V
DD2
Si8622Bx, Ex
V
DD1
V
DD2
V
I
= 0(Bx), 1(Ex)
V
I
= 0(Bx), 1(Ex)
V
I
= 1(Bx), 0(Ex)
V
I
= 1(Bx), 0(Ex)
V
I
= 0(Bx), 1(Ex)
V
I
= 0(Bx), 1(Ex)
V
I
= 1(Bx), 0(Ex)
V
I
= 1(Bx), 0(Ex)
V
I
= 0(Bx), 1(Ex)
V
I
= 0(Bx), 1(Ex)
V
I
= 1(Bx), 0(Ex)
V
I
= 1(Bx), 0(Ex)
V
I
= 0(Bx), 1(Ex)
V
I
= 0(Bx), 1(Ex)
V
I
= 1(Bx), 0(Ex)
V
I
= 1(Bx), 0(Ex)
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0.6
0.8
1.8
0.8
0.8
1.4
3.3
1.4
1.2
1.2
2.4
2.4
2.6
3.3
4.0
4.8
1.2
1.5
2.9
1.5
1.4
2.2
5.3
2.2
1.9
1.9
3.8
3.8
4.2
5.3
6.4
7.7
mA
mA
mA
mA
1 Mbps Supply Current
(All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
—
—
—
—
—
—
—
—
1.2
0.9
2.1
1.6
1.9
1.9
3.4
4.2
2.0
1.5
3.1
2.4
2.9
2.9
5.1
6.2
mA
mA
mA
mA
Notes:
1.
The nominal output impedance of an isolator driver channel is approximately 50
,
±40%, which is a
combination of the value of the on-chip series termination resistor and channel resistance of the output driver
FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately
terminated with controlled impedance PCB traces.
2.
t
PSK(P-P)
is the magnitude of the difference in propagation delay times measured between different units
operating at the same supply voltages, load, and ambient temperature.
3.
Start-up time is the time period from the application of power to valid data at the output.
Rev. 1.3
5
综合技术交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
