电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SI91871_05

产品描述300-mA Ultra Low-Noise LDO Regulator With Discharge Option
文件大小172KB,共9页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 选型对比 全文预览

SI91871_05概述

300-mA Ultra Low-Noise LDO Regulator With Discharge Option

文档预览

下载PDF文档
Si91871
New Product
Vishay Siliconix
300-mA Ultra Low-Noise LDO Regulator
With Discharge Option
FEATURES
D
D
D
D
D
D
D
D
D
D
D
D
D
Ultra Low Dropout—300 mV at 300-mA Load
Ultra Low Noise—30
mV
RMS
(10-Hz to 100-kHz)
Shutdown Control
130-mA Ground Current at 300-mA Load
1.5% Guaranteed Output Voltage Accuracy
400-mA Peak Output Current Capability
Uses Low ESR Ceramic Capacitors
Fast Start-Up (50
ms)
Fast Line and Load Transient Response (v 30
ms)
1-mA Maximum Shutdown Current
Output Current Limit
Reverse Battery Protection
Built-in Short Circuit and Thermal Protection
D
Output, Auto-Discharge In Shutdown Mode
D
Fixed 1.2, 1.5, 1.8, 2.0, 2.2, 2.5, 2.6, 2.7, 2.8, 2.85, 2.9,
3.0, 3.3, 3.5, 3.6, 5.0-V Output Voltage Options
D
MLP33-5 PowerPAKt Package
APPLICATIONS
D
Cellular Phones, Wireless Handsets
D
Noise-Sensitive Electronic Systems, Laptop and
Palmtop Computers
D
PDAs
D
Pagers
D
Digital Cameras
D
MP3 Player
D
Wireless Modem
DESCRIPTION
The Si91871 is a 300-mA CMOS LDO (low dropout) voltage
regulator. It is the perfect choice for low voltage, low power
applications. An ultra low ground current makes this part
attractive for battery operated power systems. The Si91871
also offers ultra low dropout voltage to prolong battery life in
portable electronics. Systems requiring a quiet voltage
source, such as RF applications, will benefit from the
Si91871’s ultra low output noise. An external noise bypass
capacitor connected to the device’s BP pin can further reduce
the noise level. The Si91871 is designed to maintain regulation
while delivering 400-mA peak current, making it ideal for
systems that have a high surge current upon turn-on.
For better transient response and regulation, an active
pull-down circuit is built into the Si91871 to clamp the output
voltage when it rises beyond normal regulation. The Si91871
automatically discharges the output voltage by connecting the
output to ground through a 100-W n-channel MOSFET when
the device is put in shutdown mode.
The Si91871 features reverse battery protection to limit
reverse current flow to approximately 1-mA in the event
reversed battery is applied at the input, thus preventing
damage to the IC.
The Si91871 is available in the 5-pin MLP33 PowerPAK
package and is specified to operate over the industrial
temperature range of -40_C to 85_
TYPICAL APPLICATION CIRCUIT
Si91871
V
IN
2.2
mF
SD
SD
V
IN
V
OUT
V
OUT
2.2
mF
GND
BP
10 nF
MLP33-5
Document Number: 72012
S-03156—Rev. B, 03-Feb-03
www.vishay.com
1

SI91871_05相似产品对比

SI91871_05 SI91871DMP-12-T1 SI91871DMP-18-T1 SI91871DMP-25-T1 SI91871DMP-26-T1 SI91871DMP-28-T1
描述 300-mA Ultra Low-Noise LDO Regulator With Discharge Option 300-mA Ultra Low-Noise LDO Regulator With Discharge Option 300-mA Ultra Low-Noise LDO Regulator With Discharge Option 300-mA Ultra Low-Noise LDO Regulator With Discharge Option 300-mA Ultra Low-Noise LDO Regulator With Discharge Option 300-mA Ultra Low-Noise LDO Regulator With Discharge Option
是否Rohs认证 - 不符合 不符合 不符合 不符合 不符合
厂商名称 - Vishay(威世) Vishay(威世) Vishay(威世) Vishay(威世) Vishay(威世)
包装说明 - DFP, FL8,.12,25 DFP, FL8,.12,25 DFP, FL8,.12,25 DFP, FL8,.12,25 DFP, FL8,.12,25
Reach Compliance Code - unknow unknow unknow unknow unknow
可调性 - FIXED FIXED FIXED FIXED FIXED
标称回动电压 1 - 0.4 V 0.4 V 0.4 V 0.3 V 0.3 V
最大绝对输入电压 - 6.5 V 6.5 V 6.5 V 6.5 V 6.5 V
JESD-30 代码 - R-PDFP-F8 R-PDFP-F8 R-PDFP-F8 R-PDFP-F8 R-PDFP-F8
输出次数 - 1 1 1 1 1
端子数量 - 8 8 8 8 8
工作温度TJ-Max - 125 °C 125 °C 125 °C 125 °C 125 °C
工作温度TJ-Mi - -40 °C -40 °C -40 °C -40 °C -40 °C
最大输出电流 1 - 0.3 A 0.3 A 0.3 A 0.3 A 0.3 A
标称输出电压 1 - 1.2 V 1.8 V 2.5 V 2.6 V 2.8 V
封装主体材料 - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 - DFP DFP DFP DFP DFP
封装等效代码 - FL8,.12,25 FL8,.12,25 FL8,.12,25 FL8,.12,25 FL8,.12,25
封装形状 - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 - FLATPACK FLATPACK FLATPACK FLATPACK FLATPACK
包装方法 - TAPE AND REEL TAPE AND REEL TAPE AND REEL TAPE AND REEL TAPE AND REEL
认证状态 - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
表面贴装 - YES YES YES YES YES
技术 - CMOS CMOS CMOS CMOS CMOS
端子形式 - FLAT FLAT FLAT FLAT FLAT
端子节距 - 0.635 mm 0.635 mm 0.635 mm 0.635 mm 0.635 mm
端子位置 - DUAL DUAL DUAL DUAL DUAL
最大电压容差 - 3.5% 3% 3% 3% 3%
最大电网调整率 - - 0.00324% 0.0045% 0.0047% 0.00504%

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 570  2781  643  2077  2330  17  46  53  32  48 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved