电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SI5410DU

产品描述POWER, FET
产品类别半导体    分立半导体   
文件大小145KB,共9页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 全文预览

SI5410DU概述

POWER, FET

POWER, 场效应晶体管

SI5410DU规格参数

参数名称属性值
无铅Yes
欧盟RoHS规范Yes
中国RoHS规范Yes
状态ACTIVE
端子涂层PURE MATTE TIN
晶体管类型GENERAL PURPOSE POWER

文档预览

下载PDF文档
New Product
Si5410DU
Vishay Siliconix
N-Channel 40-V (D-S) MOSFET
PRODUCT SUMMARY
V
DS
(V)
40
R
DS(on)
(Ω)
0.018 at V
GS
= 10 V
0.021 at V
GS
= 4.5 V
I
D
(A)
a
12
12
Q
g
(Typ.)
10 nC
FEATURES
Halogen-free
• TrenchFET
®
Power MOSFET
• New Thermally Enhanced PowerPAK
®
ChipFET
®
Package
- Small Footprint Area
- Low On-Resistance
- Thin 0.8 mm Profile
• 100 % UIS Tested
D
Lot Traceability
and Date Code
Part # Code
RoHS
COMPLIANT
PowerPAK ChipFET Single
1
2
D
D
D
D
D
D
G
S
S
Marking Code
3
4
AJ
XXX
APPLICATIONS
• Load Switch, PA Switch, and Battery
Switch for Portable Applications
• DC-DC Synchronous Rectification
G
8
7
6
5
Bottom View
Ordering Information:
Si5410DU-T1-GE3 (Lead (Pb)-free and Halogen-free)
S
N-Channel MOSFET
ABSOLUTE MAXIMUM RATINGS
T
A
= 25 °C, unless otherwise noted
Parameter
Drain-Source Voltage
Gate-Source Voltage
T
C
= 25 °C
Continuous Drain Current (T
J
= 150 °C)
T
C
= 70 °C
T
A
= 25 °C
T
A
= 70 °C
Pulsed Drain Current
Continuous Source-Drain Diode Current
Single Pulse Avalanche Current
Single Pulse Avalanche Energy
T
C
= 25 °C
T
A
= 25 °C
L = 0.1 mH
T
C
= 25 °C
Maximum Power Dissipation
T
C
= 70 °C
T
A
= 25 °C
T
A
= 70 °C
Operating Junction and Storage Temperature Range
Soldering Recommendations (Peak Temperature)
d, e
T
J
, T
stg
P
D
I
DM
I
S
I
AS
E
AS
I
D
Symbol
V
DS
V
GS
Limit
40
± 20
12
a
12
a
9.8
b, c
7.9
b, c
30
12
a
2.6
b, c
19
18
31
20
3.1
b, c
2
b, c
- 55 to 150
260
W
mJ
A
Unit
V
°C
THERMAL RESISTANCE RATINGS
Parameter
Maximum Junction-to-Ambient
b, f
Maximum Junction-to-Case (Drain)
t
5s
Steady State
Symbol
R
thJA
R
thJC
Typical
34
3
Maximum
40
4
Unit
°C/W
Notes:
a. Package limited.
b. Surface Mounted on 1" x 1" FR4 board.
c. t = 5 s.
d. See Solder Profile (
http://www.vishay.com/ppg?73257
). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed
copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and
is not required to ensure adequate bottom side solder interconnection.
e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
f. Maximum under Steady State conditions is 90 °C/W.
Document Number: 69827
S-81448-Rev. B, 23-Jun-08
www.vishay.com
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2536  493  1242  1463  2026  16  46  28  24  32 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved