S i 3 4 5 2 /5 3
Q
UAD
H
I G H
- V
O L TAG E
P
OR T
C
ONTROLLER
P
O
E+ PSE
S
Features
Each Si3452/3 high-voltage port
controller supports four PSE power
interfaces
Programmable current limits for PoE
(15.4 W), PoE+ (30 W), and
proprietary systems (up to 40 W) per
port
I
2
C interface requires no external
MCU for easy, low-cost management
of 4 to 48 ports by the host system
Unique mixed-signal IC high-voltage
component integration simplifies
design, lowers power dissipation,
minimizes external BOM, and
reduces PCB footprint
Internal low-R
ON
power FETs with
current-sense circuitry
Integrated transient voltage surge
suppressors
DC disconnect (Si3453) or
proprietary dV/dt disconnect
(Si3452) sensing methods
FOR
P
O
E
AND
Programmable architecture supports
IEEE 802.3af (PoE) and IEEE
802.3at (PoE+) PSEs
Programmable current limits for
PoE (350 mA) and PoE+
(600 mA), and custom limits to
850 mA
Per-port current and voltage
monitoring for sophisticated power
management and control
Power policing mode
Robust multi-point detection
Supports 1-Event and 2-Event
classification algorithms
Comprehensive, robust, fault-
protection circuitry
Supply under-voltage lockout
(UVLO)
Output current limit and short-
circuit protection
Foldback current limiting
Dual-threshold thermal overload
protection
Fault source reporting for
intelligent port management
Extended commercial (–10 to 85 °C)
and industrial (–40 to 85 °C)
operating temperatures
Compact, 6×6 mm
2
, 40-pin QFN
RoHS-compliant package
Ordering Information:
See page 30.
Pin Assignments
40-pin QFN
VOUT1
VOUT2
32
GND12
39
38
37
36
35
34
40
33
31
VEE2
30
29
28
27
DET1
DET2
RST
AD1
AD0
INT
VEE1
VEE
VREF
AIN
AOUT
AGND
RBIAS
AGND
NC
VEE4
1
2
3
4
5
6
7
8
9
10
19
11
12
13
14
15
16
17
18
20
VDD
DGND
AD0
AD1
AD2
AD2
AD3
RST
VEE3
AD3
Si3452
(Top View)
26
25
24
23
22
21
VDD
VOUT4
GND34
Power over Ethernet Endpoint
switches and Midspans for IEEE Std
802.3af and 802.3at
Supports high power PDs, such as:
Pan/Tilt/Zoom security cameras
802.11n WAPs
Multi-band, multi-radio WAPs
Security and RFID systems
Industrial automation systems
Networked audio
IP Phone Systems and iPBXs
Metropolitan area networked WAPs,
cameras, and sensors
WiMAX ASN/BTS and CPE/ODU
systems
See "9. Pin Descriptions" on page 27.
Rev. 1.0 4/10
Copyright © 2010 by Silicon Laboratories
VOUT3
SDA
DET4
DET3
SCL
NC
NC
Applications
Si3452/3
Si3452/3
Description
When connected directly to the host system or configured in Auto mode, each Si3452/3 high-voltage port controller
provides all of the critical circuitry and sophisticated power measurement functionality for the high-voltage
interfaces of four complete PSE ports. The Si3452/3 fully integrates robust, low-R
ON
(0.3
typical) power
MOSFET switches, low-power dissipation current sensing circuitry, and transient voltage surge suppression
devices.
The on-chip current sense circuitry and power MOSFETs provide programmable scaling of current limits to match
either PoE (350 mA, 15.4 W), PoE+ (600 mA, 30 W), and extended (800 mA, 40 W) power requirements on a per-
port basis. Designed for use in Endpoint PSE (e.g., Ethernet switches) or Midspan PSE (e.g., inline power
injectors) applications, each Si3452/3 also performs the IEEE-required powered device (PD) detection,
classification, and disconnect functionality.
The flexible architecture enables powered device disconnect detection using either dc disconnect (Si3453) or
Silicon Laboratories' proprietary dV/dt disconnect (Si3452) sensing algorithm. dV/dt disconnect is an alternative to
dc disconnect that requires no additional BOM components, does not dissipate extra device power, and fully
interoperates with all powered devices. Also provided are multi-point detection algorithms and per-port current and
voltage monitoring.
Intelligent protection circuitry includes power supply under-voltage lockout (UVLO), port output current limiting and
short-circuit protection, thermal overload sensing and port shutdown, and transient voltage surge-suppressors
capable of protecting the Si3452/3 from a variety of harsh surge events seen on the RJ-45 interface.
To maximize system design flexibility and minimize cost, each Si3452/3 connects directly to a system host
controller through an I
2
C serial interface, eliminating the need for an external MCU. The Si3452/3 can be set to one
of 12 unique addresses, allowing control of up to 48 ports on a single I
2
C bus.
Functional Block Diagram
GND34
GND12
RST
AD2
AD3
AD1
AD0
RST
AD3
AD2
AD1
AD0
MCU Core
& PSE FSM
LV SPI
HV SPI
&
Port
Control
Channel
Mode
&
Limit
Control
PER PORT ANALOG
Detection
&
Classification
DC or
dV/dt
Disconnect
Gate Control,
Current Limit
& Foldback
Thermal
Prot.
DET4
DET3
DET2
DET1
256 Byte SRAM
8 kByte EPROM
PLL
POR
PGA
Temp
Sensor
MEAS.
MUX
WDT
10b
ADC
AMUX
VOUT4
VOUT3
VOUT2
I2C
Voltage
Regulator
& Monitor
VREF & Central Bias
Current
Sense
VOUT1
VEE1
VEE2
VEE3
AGND
RBIAS
DGND
VREF
2
AGND
AOUT
VDD
Rev. 1.0
VEE4
VDD
INT
SDA
VEE
SCL
AIN
Si3452/3
T
ABLE
Section
OF
C
ONTENTS
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. PSE System-Level Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3. PSE Application Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4.1. Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4.2. Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.3. Port Turn-On and Power FETs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.4. Disconnect Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.5. Transient Voltage Surge Suppression . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.6. Temperature Sense . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.7. Port Measurement and Monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
4.8. SMBus/I2C Interface Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
5. Register Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
5.1. Interrupt (Registers 0x00–0x01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
5.2. Port Event (Registers 0x02–0x05) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
5.3. Port Status (Registers 0x06–0x09) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
5.4. Port Configuration (Registers 0x0A–0x11) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
5.5. Command and Return Registers (Registers 0x12–0x1C) . . . . . . . . . . . . . . . . . . . . .19
5.6. Device Status Register (0x1D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
6. Operational Notes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
6.1. Port Turn On . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
6.2. Changing the Interrupt Mask . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
6.3. Port Voltage and Current Measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
7. PCB Layout Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
8. Firmware Release Notes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
8.1. Initialization Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
8.2. Current Limiting in 2x Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
8.3. I
2
C Address ACK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
8.4. Reading or Writing Unused Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
9. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
10. Package Outline: 40-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
11. Recommended PCB Footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
12. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
12.1. Evaluation Kits and Reference Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
13. Device Marking Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36
Rev. 1.0
3
Si3452/3
1. Electrical Specifications
Unless noted otherwise, specifications apply over the operating temperature range with VDD = +3.3 V and
VEE = –48 V relative to GND.
VDD pins should be electrically shorted. AGND pins, DGND, GND12, and GND34 should be electrically shorted
("GND"). VEE, VEE1, VEE2, VEE3, and VEE4 should be electrically shorted ("VEE").
VPort for any port is measured from GND to the respective VOUTn.
Table 1. Absolute Maximum Ratings
1
Type
Supply voltages
Description
VEE to GND
VDD to GND
VDD1 to VDD2
Any VEE to any other VEE
Any GND to any other GND
Voltage on digital pins
Voltage on analog pins
SDA, SCL, ADn, RST, INT
VREF, AIN, AOUT, RBIAS, OSC
VOUTn, DETn
DETn peak currents during surge events
2
Maximum continuous power dissipation
3
Maximum junction temperature
Ambient storage temperature
Lead temperature (soldering, 10 seconds maximum)
Rating
–62 to +0.3
–0.3 to +3.6
–0.3 to +0.3
–0.3 to +0.3
–0.3 to +0.3
(GND – 0.3) to (VDD + 0.3)
(GND – 0.3) to (VDD + 0.3)
(VEE – 0.3) to (GND + 0.3)
±5
1.2
125
–55 to 150
260
Unit
V
V
V
V
V
V
V
V
A
W
°C
°C
°C
Notes:
1.
Functional operation should be restricted to those conditions specified in Table 2. Functional operation or specification
compliance is not implied at these conditions. Stresses beyond those listed in absolute maximum ratings may cause
permanent damage to the device.
2.
See IEEE Std 802.3-2005, clause 33.4, for a description of surge events.
3.
If all ports are on with 600 mA load, the power dissipation is <1.2 W. At 85 °C ambient with the expected 32 °C/W
thermal impedance, the junction temperature would be 123.4 °C, which is within the 125 °C maximum rating.
4
Rev. 1.0
Si3452/3
Table 2. Recommended Operating Conditions
Description
Ambient operating tem-
perature
Thermal impedance*
Symbol
T
A
θ
JA
Test Conditions
“–GM” part numbers
“–IM” part numbers
No airflow
1 m/s airflow
Min
–10
–40
—
—
Typ
—
—
32
28
Max
85
°C
85
—
°C/W
—
Unit
Power Supply Voltages
V
EE
supply voltage
For IEEE 802.3af (15.4 W) apps.
V
EE
V
DD
For IEEE 802.3at (30 W) apps.
–57
–57
3.0
–48
–54
3.3
–45
–51
3.6
V
V
V
DD
supply voltage
Power Supply Currents
V
EE
supply current
All ports on, excluding load current.
I
EE
I
DD
All ports in shutdown mode
—
—
—
3.7
1
8
6.0
mA
2
14
mA
V
DD
supply current
*Note:
Modeled with six parts evenly spaced on a 30 x 120 mm2, four-layer board with 25 thermal vias to a Vneg plane on the
back.
Table 3. UVLO, and Reset Specifications
Description
V
DD
reset threshold
V
DD
power-on ramp
*
RST input high voltage
RST input low voltage
RST input leakage
Reset time delay
Reset assertion time
V
EE
monitor accuracy
V
EE
UVLO threshold
V
UVLO
T
RSTDLY
T
RST
V
EEMON
RST = 0 V
Time between end of reset and begin-
ning of normal operation
RST low time to generate system
reset
Measured V
EE
relative to actual V
EE
for V
EE
(–44 to –57 V)
Point at which VEE UVLO is
declared.
VEE going negative
VEE going positive
Symbol
V
RST
Ramp from 0 V to 3.0 V
Test Conditions
Min
—
—
0.7 x V
DD
—
—
—
15
–4
Typ
2.2
—
—
—
—
—
—
—
Max
—
1
—
0.8
40
100
—
4
Unit
V
ms
V
V
μA
ms
μs
%
–38
—
–36
–33
—
–31
V
*Note:
If VDD ramp time is slower than 1 ms, hold the reset pins low until VDD is above 3.0 V to insure proper reset
operation.
Rev. 1.0
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
