电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SN74LS48D

产品描述BCD TO 7-SEGMENT DECODER
产品类别逻辑    逻辑   
文件大小46KB,共3页
制造商Motorola ( NXP )
官网地址https://www.nxp.com
下载文档 详细参数 选型对比 全文预览

SN74LS48D概述

BCD TO 7-SEGMENT DECODER

SN74LS48D规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Motorola ( NXP )
零件包装代码SOIC
包装说明SOP, SOP16,.25
针数16
Reach Compliance Codeunknow
ECCN代码EAR99
其他特性RIPPLE BLANKING; LAMP TEST INPUT
系列LS
输入调节STANDARD
JESD-30 代码R-PDSO-G16
JESD-609代码e0
长度9.9 mm
负载电容(CL)15 pF
逻辑集成电路类型SEVEN SEGMENT DECODER/DRIVER
功能数量1
端子数量16
最高工作温度70 °C
最低工作温度
输出特性OPEN-COLLECTOR WITH PULLUP
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP16,.25
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
电源5 V
最大电源电流(ICC)38 mA
传播延迟(tpd)100 ns
认证状态Not Qualified
座面最大高度1.75 mm
最大供电电压 (Vsup)5.25 V
最小供电电压 (Vsup)4.75 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术TTL
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度3.9 mm

文档预览

下载PDF文档
SN54/74LS48
BCD TO 7-SEGMENT
DECODER
The SN54 / 74LS48 is a BCD to 7-Segment Decoder consisting of NAND
gates, input buffers and seven AND-OR-INVERT gates. Seven NAND gates
and one driver are connected in pairs to make BCD data and its complement
available to the seven decoding AND-OR-INVERT gates. The remaining
NAND gate and three input buffers provide lamp test, blanking input/ripple-
blanking input for the LS48.
The circuit accepts 4-bit binary-coded-decimal (BCD) and, depending on
the state of the auxiliary inputs, decodes this data to drive other components.
The relative positive logic output levels, as well as conditions required at the
auxiliary inputs, are shown in the truth tables.
The LS48 circuit incorporates automatic leading and / or trailing edge
zero-blanking control (RBI and RBO). Lamp Test (LT) may be activated any
time when the BI / RBO node is HIGH. Both devices contain an overriding
blanking input (BI) which can be used to control the lamp intensity by varying
the frequency and duty cycle of the BI input signal or to inhibit the outputs.
Lamp Intensity Modulation Capability (BI/RBO)
Internal Pull-Ups Eliminate Need for External Resistors
Input Clamp Diodes Eliminate High-Speed Termination Effects
CONNECTION DIAGRAM DIP
(TOP VIEW)
VCC
16
f
15
g
14
a
13
b
12
c
11
d
10
e
9
D SUFFIX
SOIC
CASE 751B-03
BCD TO 7-SEGMENT
DECODER
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
16
1
16
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
1
B
2
C
3
4
5
6
D
7
A
8
GND
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
a
LT BI / RBO RBI
LOGIC DIAGRAM
Ceramic
Plastic
SOIC
A
b
B
INPUT
C
D
d
BLANKING INPUT OR
RIPPLE-BLANKING
OUTPUT
c
OUTPUT
LOGIC SYMBOL
7 1 2 6 3 5
A B C D LT RBI
SN54 / 74LS48
a
b c d
e
BI/
f g RBO
e
13 12 11 10 9 15 14 4
VCC = PIN 16
GND = PIN 8
RIPPLE-BLANKING
INPUT
LAMP-TEST
INPUT
f
g
FAST AND LS TTL DATA
5-59

SN74LS48D相似产品对比

SN74LS48D 74LS48 SN54LS48
描述 BCD TO 7-SEGMENT DECODER BCD TO 7-SEGMENT DECODER BCD TO 7-SEGMENT DECODER

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 130  559  2626  1648  1769  37  44  51  32  53 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved