电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SN74LS623N

产品描述LS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20
产品类别逻辑    逻辑   
文件大小72KB,共3页
制造商Motorola ( NXP )
官网地址https://www.nxp.com
下载文档 详细参数 选型对比 全文预览

SN74LS623N在线购买

供应商 器件名称 价格 最低购买 库存  
SN74LS623N - - 点击查看 点击购买

SN74LS623N概述

LS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20

SN74LS623N规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Motorola ( NXP )
包装说明DIP,
Reach Compliance Codeunknow
其他特性WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; MIN INPUT HYSTERESIS = 0.2V
系列LS
JESD-30 代码R-PDIP-T20
JESD-609代码e0
长度26.415 mm
负载电容(CL)45 pF
逻辑集成电路类型BUS TRANSCEIVER
位数8
功能数量1
端口数量2
端子数量20
最高工作温度70 °C
最低工作温度
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码DIP
封装形状RECTANGULAR
封装形式IN-LINE
峰值回流温度(摄氏度)NOT SPECIFIED
最大电源电流(ICC)90 mA
传播延迟(tpd)15 ns
认证状态Not Qualified
座面最大高度4.57 mm
最大供电电压 (Vsup)5.25 V
最小供电电压 (Vsup)4.75 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术TTL
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度7.62 mm

文档预览

下载PDF文档
SN54/74LS623
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUT
The SN54 / 74LS623 series is an octal bus transceiver designed for
asynchronous two-way communication between data buses. Control function
implementation allows maximum timing flexibility. Enable inputs may be used
to disable the device so that buses are effectively isolated. Depending on the
Logic Levels at the enable inputs, Data transmission is allowed from the A bus
to the B bus or from the B bus to the A bus. The dual-enable configuration
gives the LS623 the capability to store data by simultaneous enabling of GBA
and GAB. Each output reinforces its input in this transceiver configuration.
Thus, when both control inputs are enabled all other data sources to the two
sets of bus lines (16 in all) will remain at their last states.
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUT
LOW POWER SCHOTTKY
20
J SUFFIX
CERAMIC
CASE 732-03
1
CONNECTION DIAGRAM
(TOP VIEW)
ENABLE
VCC GBA B1
20 19 18
B2
17
B3
16
B4
15
B5
14
B6
13
B7
12
B8
11
20
N SUFFIX
PLASTIC
CASE 738-03
1
20
DW SUFFIX
SOIC
CASE 751D-03
1
1
2
ENABLE A1
GAB
3
A2
4
A3
5
A4
6
A5
7
A6
8
A7
9
A8
10
GND
BLOCK DIAGRAM
1/4 LS623
GBA
GAB
ORDERING INFORMATION
SN54LSXXXJ
Ceramic
SN74LSXXXN Plastic
SN74LSXXXDW SOIC
A1
B1
FUNCTION TABLE
A2
B2
ENABLE INPUTS
GBA
L
H
TO OTHER SIX
TRANSCEIVERS
H
L
GAB
L
H
L
H
OPERATION
LS623
B data to A bus
A data to B bus
Isolation
B data to A bus,
A data to B bus
H = HIGH Level, L = LOW Level, X = Irrelevant
FAST AND LS TTL DATA
5-1

SN74LS623N相似产品对比

SN74LS623N SN74LS623DW SN54LS623J SN54LS623
描述 LS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20 LS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20 LS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20 LS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20
系列 LS LS LS LS
位数 8 8 8 8
功能数量 1 1 1 1
端子数量 20 20 20 20
输出特性 3-STATE 3-STATE 3-STATE 3-STATE
输出极性 TRUE TRUE TRUE TRUE
表面贴装 NO YES NO NO
温度等级 COMMERCIAL COMMERCIAL MILITARY COMMERCIAL
端子形式 THROUGH-HOLE GULL WING THROUGH-HOLE THROUGH-HOLE
端子位置 DUAL DUAL DUAL DUAL
是否Rohs认证 不符合 不符合 不符合 -
厂商名称 Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) -
包装说明 DIP, SOP, SOP20,.4 DIP, DIP20,.3 -
Reach Compliance Code unknow unknow unknow -
其他特性 WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; MIN INPUT HYSTERESIS = 0.2V WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; MIN INPUT HYSTERESIS = 0.2V WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; MIN INPUT HYSTERESIS = 0.2V -
JESD-30 代码 R-PDIP-T20 R-PDSO-G20 R-CDIP-T20 -
JESD-609代码 e0 e0 e0 -
长度 26.415 mm 12.8 mm 24.515 mm -
负载电容(CL) 45 pF 45 pF 45 pF -
逻辑集成电路类型 BUS TRANSCEIVER BUS TRANSCEIVER BUS TRANSCEIVER -
端口数量 2 2 2 -
最高工作温度 70 °C 70 °C 125 °C -
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED -
封装代码 DIP SOP DIP -
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR -
封装形式 IN-LINE SMALL OUTLINE IN-LINE -
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
最大电源电流(ICC) 90 mA 90 mA 90 mA -
传播延迟(tpd) 15 ns 15 ns 15 ns -
认证状态 Not Qualified Not Qualified Not Qualified -
座面最大高度 4.57 mm 2.65 mm 5.08 mm -
最大供电电压 (Vsup) 5.25 V 5.25 V 5.5 V -
最小供电电压 (Vsup) 4.75 V 4.75 V 4.5 V -
标称供电电压 (Vsup) 5 V 5 V 5 V -
技术 TTL TTL TTL -
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
端子节距 2.54 mm 1.27 mm 2.54 mm -
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
宽度 7.62 mm 7.5 mm 7.62 mm -
计数方向 - BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1521  778  2856  2381  2861  57  18  54  25  10 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved