Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
†
This product is only offered in trays. For more information go to:
http://www.linear.com/packaging/
available options
OUTPUT VOLTAGE
1.250
2.048
2.500
INITIAL ACCURACY
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
0.05%
0.1%
TEMPERATURE COEFFICIENT
5ppm/°C
10ppm/°C
5ppm/°C
10ppm/°C
5ppm/°C
10ppm/°C
5ppm/°C
8ppm/°C
5ppm/°C
10ppm/°C
5ppm/°C
10ppm/°C
5ppm/°C
10ppm/°C
5ppm/°C
8ppm/°C
5ppm/°C
10ppm/°C
5ppm/°C
8ppm/°C
PART NUMBER**
LTC6652AHMS8-1.25
LTC6652BHMS8-1.25
LTC6652AHMS8-2.048
LTC6652BHMS8-2.048
LTC6652AHMS8-2.5
LTC6652BHMS8-2.5
LTC6652AHLS8-2.5
LTC6652BHLS8-2.5
LTC6652AHMS8-3
LTC6652BHMS8-3
LTC6652AHMS8-3.3
LTC6652BHMS8-3.3
LTC6652AHMS8-4.096
LTC6652BHMS8-4.096
LTC6652AHLS8-4.096
LTC6652BHLS8-4.096
LTC6652AHMS8-5
LTC6652BHMS8-5
LTC6652AHLS8-5
LTC6652BHLS8-5
3.000
3.300
4.096
5.000
**See Order Information section for complete part number listing.
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C, V
IN
= V
OUT
+ 0.5V, unless otherwise noted.
PARAMETER
Output Voltage
Output Voltage Temperature Coefficient
(Note 3)
Line Regulation
CONDITIONS
LTC6652A
LTC6652B
LTC6652A
LTC6652BMS8
LTC6652BLS8
V
OUT
+ 0.5V ≤ V
IN
≤ 13.2V,
SHDN
= V
IN
l
l
l
l
electrical characteristics
MIN
–0.05
–0.1
TYP
MAX
0.05
0.1
UNITS
%
%
ppm/°C
ppm/°C
ppm/°C
ppm/V
ppm/V
6652fg
2
4
4
2
5
10
8
50
80
For more information
www.linear.com/LTC6652
3
LTC6652
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C, V
IN
= V
OUT
+ 0.5V, unless otherwise noted.
PARAMETER
Load Regulation (Note 4)
CONDITIONS
I
SOURCE
= 5mA, LTC6652-1.25, LTC6652-2.048,
LTC6652-2.5, LTC6652-3, LTC6652-3.3,
LTC6652-4.096, LTC6652-5
I
SINK
= 1mA, LTC6652-1.25, LTC6652-2.048
I
SINK
= 5mA, LTC6652-2.5, LTC6652-3,
LTC6652-3.3, LTC6652-4.096, LTC6652-5
Minimum Operating Voltage (Note 5)
I
SOURCE
= 5mA, V
OUT
Error ≤ 0.1%
LTC6652-1.25, LTC6652-2.048
LTC6652-2.5, LTC6652-3, LTC6652-3.3,
LTC6652-4.096, LTC6652-5
Short V
OUT
to GND
Short V
OUT
to V
IN
Logic High Input Voltage
Logic High Input Current
Logic Low Input Voltage
Logic Low Input Current
Supply Current
Shutdown Current
Output Voltage Noise (Note 6)
No Load
l
l
l
l
l
l
electrical characteristics
MIN
TYP
20
80
MAX
75
200
250
600
150
450
UNITS
ppm/mA
ppm/mA
ppm/mA
ppm/mA
ppm/mA
ppm/mA
V
V
l
50
l
l
l
2.7
V
OUT
+ 0.3V
16
16
2
0.1
0.1
350
1
0.8
1
560
2
Output Short-Circuit Current
Shutdown Pin (SHDN)
mA
mA
V
µA
V
µA
µA
µA
µA
ppm
P-P
ppm
P-P
ppm
P-P
ppm
P-P
ppm
P-P
ppm
RMS
µs
ppm/√kHr
ppm/√kHr
ppm
ppm
ppm
ppm
ppm
ppm
SHDN
Tied to GND
0.1Hz ≤ f ≤ 10Hz
LTC6652-1.25
LTC6652-2.048, LTC6652-2.5, LTC6652-3
LTC6652-3.3
LTC6652-4.096
LTC6652-5
10Hz ≤ f ≤ 1kHz
0.1% Settling, C
LOAD
= 0
l
0.1
2.4
2.1
2.2
2.3
2.8
3
100
60
20
80
75
45
45
25
10
Turn-On Time
Long-Term Drift of Output Voltage (Note 7) LTC6652MS8
LTC6652LS8
Hysteresis (Note 8)
∆T = –40°C to 125°C, LTC6652MS8
∆T = –40°C to 85°C, LTC6652MS8
∆T = 0°C to 70°C, LTC6652MS8
∆T = –40°C to 125°C, LTC6652LS8
∆T = –40°C to 85°C, LTC6652LS8
∆T = 0°C to 70°C, LTC6652LS8
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2:
If the parts are stored outside of the specified temperature range,
the output may shift due to hysteresis.
Note 3:
Temperature coefficient is measured by dividing the maximum
change in output voltage by the specified temperature range.
Note 4:
Load regulation is measured on a pulse basis from no load to the
specified load current. Output changes due to die temperature change
must be taken into account separately.
Note 5:
Excludes load regulation errors.
Note 6:
Peak-to-peak noise is measured with a 3-pole highpass at 0.1Hz
and 4-pole lowpass filter at 10Hz. The unit is enclosed in a still-air
environment to eliminate thermocouple effects on the leads. The test
time is 10 seconds. RMS noise is measured on a spectrum analyzer in
a shielded environment where the intrinsic noise of the instrument is
removed to determine the actual noise of the device.
Note 7:
Long-term stability typically has a logarithmic characteristic and
therefore, changes after 1000 hours tend to be much smaller than before that
time. Total drift in the second thousand hours is normally less than one third
that of the first thousand hours with a continuing trend toward reduced drift
with time. Long-term stability will also be affected by differential stresses
between the IC and the board material created during board assembly.
Note 8:
Hysteresis in output voltage is created by package stress that
differs depending on whether the IC was previously at a higher or lower
temperature. Output voltage is always measured at 25°C, but the IC is
cycled to the hot or cold temperature limit before successive measurements.
Hysteresis is roughly proportional to the square of the temperature change.
For instruments that are stored at well controlled temperatures (within 20
or 30 degrees of operational temperature) it’s usually not a dominant error
source.Typical hysteresis is the worst-case of 25°C to cold to 25°C or 25°C
to hot to 25°C, preconditioned by one thermal cycle.
Note 9:
The stated temperature is typical for soldering of the leads during
manual rework. For detailed IR reflow recommendations, refer to the
Applications section.
6652fg
4
For more information
www.linear.com/LTC6652
LTC6652
Characteristic curves are similar for most
LTC6652s. Curves from the LTC6652-1.25, LTC6652-2.5 and the LTC6652-5 represent the extremes and typical of the voltage options.
Characteristic curves for other output voltages fall between these curves and can be estimated based on their output.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
