FeaTures
n
n
n
n
LTC1854/LTC1855/LTC1856
8-Channel,
±10V
Input
12-/14-/16-Bit, 100ksps ADC
Converters with Shutdown
DescripTion
The LTC
®
1854/LTC1855/LTC1856 are 8-channel, low
power, 12-/14-/16-bit, 100ksps, analog-to-digital con-
verters (ADCs). These ADCs operate from a single 5V
supply and the 8-channel multiplexer can be programmed
for single-ended inputs, pairs of differential inputs, or
combinations of both. In addition, all channels are fault
protected to ±30V. A fault condition on any channel will not
affect the conversion result of the selected channel.
An onboard precision reference minimizes external com-
ponents. Power dissipation is 40mW at 100ksps and lower
in two power shutdown modes (27.5mW in Nap mode and
40µW in Sleep mode.) DC specifications include ±3LSB
INL for the LTC1856, ±1.5LSB INL for the LTC1855 and
±1LSB for the LTC1854.
The internal clock is trimmed for 5µs maximum conversion
time and the sampling rate is guaranteed at 100ksps. A
separate convert start input and data ready signal (BUSY)
ease connections to FIFOs, DSPs and microprocessors.
L,
LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
n
n
n
n
n
n
n
n
Single 5V Supply
Sample Rate: 100ksps
8-Channel Multiplexer with ±30V Protection
±10V Bipolar Input Range
Single Ended or Differential
±3LSB INL for the LTC1856, ±1.5LSB INL for the
LTC1855, ±1LSB INL for the LTC1854
Power Dissipation: 40mW (Typ)
SPI/MICROWIRE™ Compatible Serial I/O
Power Shutdown: Nap and Sleep
SINAD: 87dB (LTC1856)
Operates with Internal or External Reference
Internal Synchronized Clock
28-Pin SSOP Package
applicaTions
n
n
n
n
Industrial Process Control
Multiplexed Data Acquisition Systems
High Speed Data Acquisition for PCs
Digital Signal Processing
Typical applicaTion
100kHz, 12-Bit/14-/16-Bit Sampling ADC
COM
CONVST
CH0 LTC1854/
RD
CH1 LTC1855/ SCK
CH2 LTC1856 SDI
CH3
DGND
CH4
SDO
CH5
BUSY
CH6
OV
DD
DV
DD
CH7
AV
DD
MUXOUT
+
MUXOUT
–
AGND3
ADC
+
AGND2
ADC
–
REFCOMP
AGND1
V
REF
2.0
1.5
µP
CONTROL
LINES
INL (LSB)
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
–32768
–16384
0
CODE
16384
32767
185456 G01
LTC1856 Typical INL Curve
SOFTWARE-PROGRAMMABLE
SINGLE-ENDED OR
DIFFERENTIAL INPUTS
±10V BIPOLAR INPUT RANGE
0.1µF
10µF
10µF
0.1µF
10µF
3V TO 5V
5V
5V
0.1µF
2.5V
1µF
10µF
0.1µF
1854565af
1
LTC1854/LTC1855/LTC1856
absoluTe maximum raTings
(Notes 1, 2)
package/orDer inFormaTion
TOP VIEW
COM
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
MUXOUT
+
MUXOUT
ADC
–
Supply Voltage (OV
DD
= DV
DD
= AV
DD
= V
DD
) ............ 6V
Ground Voltage Difference
DGND, AGND1, AGND2, AGND3 ....................... ±0.3V
Analog Input Voltage
ADC
+
, ADC
–
(Note 3) ...................(AGND1 – 0.3V) to (AV
DD
+ 0.3V)
CH0-CH7, COM ................................................... ±30V
Digital Input Voltage (Note 4) ......(DGND – 0.3V) to 10V
Digital Output Voltage ....(DGND – 0.3V) to (DV
DD
+ 0.3V)
Power Dissipation ................................................ 500mW
Operating Temperature Range
LTC1854C/LTC1855C/LTC1856C .............. 0°C to 70°C
LTC1854I/LTC1855I/LTC1856I ............. – 40°C to 85°C
Storage Temperature Range ................... –65°C to 150°C
Lead Temperature (Soldering, 10 sec) .................. 300°C
1
2
3
4
5
6
7
8
9
10
11
13
28 CONVST
27
RD
26 SCK
25 SDI
24 DGND
23 SDO
22
BUSY
21 OV
DD
20 DV
DD
19 AV
DD
18 AGND3
17 AGND2
16 REFCOMP
15 V
REF
ADC
+
12
–
AGND1 14
G PACKAGE
28-LEAD PLASTIC SSOP
T
JMAX
= 125°C,
θ
JA
= 160°C/W
EXPOSED PAD (PIN #) IS GND, MUST BE SOLDERED TO PCB
ORDER PART NUMBER
LTC1854CG
LTC1854IG
LTC1855CG
LTC1855IG
LTC1856CG
LTC1856IG
Order Options
Tape and Reel: Add #TR
Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF
Lead Free Part Marking: http://www.linear.com/leadfree/
Consult LTC Marketing for parts specified with wider operating temperature ranges.
The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T
A
= 25°C.
MUXOUT connected to ADC inputs. (Notes 5, 6)
LTC1854
PARAMETER
Resolution
No Missing Codes
Transition Noise
Integral Linearity Error
Differential Linearity Error
Bipolar Zero Error
Bipolar Zero Error Drift
Bipolar Zero Error Match
Bipolar Full-Scale Error
Bipolar Full-Scale Error Drift
Bipolar Full-Scale Error Match
Input Common Mode Range
Input Common Mode Rejection Ratio
l
converTer anD mulTiplexer characTerisTics
CONDITIONS
l
l
LTC1855
MAX
MIN
14
14
TYP
MAX
MIN
15
15
0.25
±1
±1.5
–1
±0.1
3
4
±0.14
±0.40
±2.5
±7
5
10
±+10
96
±0.34
±0.45
1.5
±8
–2
1
±5
LTC1856
TYP
MAX
UNITS
Bits
Bits
1
±3
4
±23
±0.1
10
±0.1
±0.4
±2.5
±7
15
±10
96
LSB
RMS
LSB
LSB
LSB
ppm/°C
LSB
%
%
ppm/°C
ppm/°C
LSB
V
dB
185456fa
MIN
12
12
TYP
0.06
(Note 7)
(Note 8)
l
l
l
–1
±0.1
External Reference (Note 11)
l
Internal Reference (Note 11)
External Reference
Internal Reference
±2.5
±7
±10
96
2
LTC1854/LTC1855/LTC1856
analog inpuT
PARAMETER
Analog Input Range
Impedance
Capacitance
The
l
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
CH0 to CH7, COM
ADC
+
, ADC
–
(Note 3)
CH0 to CH7, COM
MUXOUT
+
, MUXOUT
–
CH0 to CH7, COM
Sample Mode ADC
+
, ADC
–
Hold Mode ADC
+
, ADC
–
Input Leakage Current
ADC
+
, ADC
–
, CONVST = Low
l
MIN
TYP
±10
ADC
–
±2.048
31
5
5
12
4
MAX
UNITS
V
V
kΩ
kΩ
pF
pF
pF
±1
µA
Dynamic accuracy
SYMBOL PARAMETER
THD
Total Harmonic Distortion
Peak Harmonic or Spurious Noise
Channel-to-Channel Isolation
–3dB Input Bandwidth
Aperture Delay
Aperture Jitter
Transient Response
Overvoltage Recovery
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. MUXOUT connected to ADC inputs. (Note 5)
LTC1854
CONDITIONS
1kHz Input Signal
First Five Harmonics
1kHz Input Signal
1kHz Input Signal
MIN
TYP
74
–102
–99
–120
1
–70
60
Full-Scale Step
(Note 9)
(Note 12)
150
4
150
MAX
MIN
LTC1855
TYP
83
–95
–99
–120
1
–70
60
4
150
MAX
MIN
LTC1856
TYP
87
–101
–103
–120
1
–70
60
4
MAX
UNITS
dB
dB
dB
dB
MHz
ns
ps
µs
ns
S/(N + D) Signal-to-(Noise + Distortion) Ratio 1kHz Input Signal
1854565af
3
LTC1854/LTC1855/LTC1856
inTernal reFerence characTerisTics
PARAMETER
V
REF
Output Voltage
V
REF
Output Temperature Coefficient
V
REF
Output Impedance
V
REFCOMP
Output Voltage
CONDITIONS
I
OUT
= 0
I
OUT
= 0
–0.1mA ≤ I
OUT
≤ 0.1mA
I
OUT
= 0
l
The
l
denotes the specifications which apply over the full
operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
MIN
2.475
TYP
2.50
±10
8
4.096
MAX
2.525
UNITS
V
ppm/°C
kΩ
V
DigiTal inpuTs anD DigiTal ouTpuTs
SYMBOL
V
IH
V
IL
I
IN
C
IN
V
OH
V
OL
I
OZ
C
OZ
I
SOURCE
I
SINK
PARAMETER
High Level Input Voltage
Low Level Input Voltage
Digital Input Current
Digital Input Capacitance
High Level Output Voltage
Low Level Output Voltage
Hi-Z Output Leakage
Hi-Z Output Capacitance
Output Source Current
Output Sink Current
CONDITIONS
V
DD
= 5.25V
V
DD
= 4.75V
V
IN
= 0V to V
DD
The
l
denotes the specifications which apply over the full
operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
MIN
l
l
l
TYP
MAX
0.8
±10
UNITS
V
V
µA
pF
V
V
2.4
5
V
DD
= 4.75V, I
O
= –10µA, OV
DD
= V
DD
V
DD
= 4.75V, I
O
= –200µA, OV
DD
= V
DD
V
DD
= 4.75V, I
O
= 160µA, OV
DD
= V
DD
V
DD
= 4.75V, I
O
= 1.6mA, OV
DD
= V
DD
V
OUT
= 0V to V
DD
,
RD
= High
RD
= High
V
OUT
= 0V
V
OUT
= V
DD
l
l
l
4
4.74
0.05
0.10
15
–10
10
0.4
±10
V
V
µA
pF
mA
mA
power requiremenTs
PARAMETER
Positive Supply Voltage
Positive Supply Current
Nap Mode
Sleep Mode
Power Dissipation
Nap Mode
Sleep Mode
The
l
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
(Notes 9 and 10)
l
MIN
4.75
TYP
5.00
8.0
5.5
8.0
40.0
27.5
40.0
MAX
5.25
12
7
13
UNITS
V
mA
mA
µA
mW
mW
µW
CONVST = 0V or 5V
CONVST = 0V or 5V
4
185456fa
LTC1854/LTC1855/LTC1856
Timing characTerisTics
SYMBOL
f
SAMPLE(MAX)
t
CONV
t
ACQ
f
SCK
t
r
t
f
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
11
t
12
t
13
PARAMETER
Maximum Sampling Frequency
Conversion Time
Acquisition Time
SCK Frequency
SDO Rise Time
SDO Fall Time
CONVST High Time
CONVST to
BUSY
Delay
SCK Period
SCK High
SCK Low
Delay Time, SCK↓ to SDO Valid
Time from Previous SDO Data Remains
Valid After SCK↓
SDO Valid After
RD↓
RD↓
to SCK Setup Time
SDI Setup Time Before SCK↑
SDI Hold Time After SCK↑
SDO Valid Before
BUSY↑
Bus Relinquish Time
RD
= Low, C
L
= 25pF See Test Circuits
,
See Test Circuits
C
L
= 25pF See Test Circuits
,
,
C
L
= 25pF See Test Circuits
C
L
= 25pF See Test Circuits
,
C
L
= 25pF See Test Circuits
,
Through CH0 to CH7 Inputs
Through ADC
+
, ADC
–
Only
(Note 13)
See Test Circuits
See Test Circuits
l
l
l
l
l
l
l
l
l
l
l
l
l
The
l
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
Through CH0 to CH7 Inputs
Through ADC
+
, ADC
–
Only
l
l
l
MIN
100
TYP
166
4
1
MAX
UNITS
kHz
kHz
5
4
20
µs
µs
µs
MHz
ns
ns
ns
l
0
6
6
40
15
50
10
10
25
5
20
11
20
0
7
5
20
10
30
ns
ns
ns
ns
45
ns
ns
30
ns
ns
ns
ns
ns
30
ns
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2:
All voltage values are with respect to ground with DGND, AGND1,
AGND2 and AGND3 wired together unless otherwise noted.
Note 3:
When these pin voltages are taken below ground or above AV
DD
=
DV
DD
= OV
DD
= V
DD
, they will be clamped by internal diodes. This product
can handle currents of greater than 100mA below ground or above V
DD
without latchup.
Note 4:
When these pin voltages are taken below ground they will be
clamped by internal diodes. This product can handle currents of greater
than 100mA below ground without latchup. These pins are not clamped to
V
DD
.
Note 5:
V
DD
= 5V, f
SAMPLE
= 100kHz, t
r
= t
f
= 5ns unless otherwise
specified.
Note 6:
Linearity, offset and full-scale specifications apply for a single-
ended analog MUX input with respect to ground or ADC
+
with respect to
ADC
–
tied to ground.
Note 7:
Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual end points of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 8:
Bipolar zero error is the offset voltage measured from – 0.5LSB
when the output code flickers between 0000 0000 0000 0000 and 1111
1111 1111 1111 for the LTC1856, between 00 0000 0000 0000 and 11
1111 1111 1111 for the LTC1855 and between 0000 0000 0000 and 1111
1111 1111 for the LTC1854.
Note 9:
Guaranteed by design, not subject to test.
Note 10:
Recommended operating conditions.
Note 11:
Full-scale bipolar error is the worst case of –FS or +FS
untrimmed deviation from ideal first and last code transitions, divided by
the full-scale range, and includes the effect of offset error.
Note 12:
Recovers to specified performance after (2 • FS) input
overvoltage.
Note 13:
t
6
of 45ns maximum allows f
SCK
up to 10MHz for rising capture
with 50% duty cycle and f
SCK
up to 20MHz for falling capture (with 5ns
setup time for the receiving logic).
1854565af
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
