Op Amp Single Auto Zero/Chopper R-R O/P ±8V/16V 8-Pin PDIP N
| 参数名称 | 属性值 |
| 欧盟限制某些有害物质的使用 | Not Compliant |
| ECCN (US) | EAR99 |
| Part Status | Unconfirmed |
| SVHC | Yes |
| SVHC Exceeds Threshold | Yes |
| 类型 Type | Auto Zero/Chopper |
| Manufacturer Type | Zero Drift Amplifier |
| Number of Channels per Chip | 1 |
| Rail to Rail | Rail to Rail Output |
| Maximum Input Offset Voltage (mV) | 0.01@±5V |
| Minimum Single Supply Voltage (V) | 4.75 |
| Typical Single Supply Voltage (V) | 15|12|9|5 |
| Maximum Single Supply Voltage (V) | 16 |
| Minimum Dual Supply Voltage (V) | ±2.375 |
| Typical Dual Supply Voltage (V) | ±5|±3 |
| Maximum Dual Supply Voltage (V) | ±8 |
| Maximum Input Offset Current (uA) | 0.0001@±5V |
| Typical Input Bias Current (uA) | 0.000015@±5V |
| Maximum Input Bias Current (uA) | 0.00005@±5V |
| Maximum Quiescent Current (mA) | 0.33@±5V |
| Power Supply Type | Dual|Single |
| Typical Slew Rate (V/us) | 0.8@±5V |
| Typical Voltage Gain (dB) | 160 |
| Typical Noninverting Input Current Noise Density (pA/rtHz) | 0.002@±5V |
| Minimum PSRR (dB) | 110 |
| Minimum CMRR (dB) | 110 |
| Minimum CMRR Range (dB) | 105 to 115 |
| Typical Gain Bandwidth Product (MHz) | 0.8 |
| Shut Down Support | No |
| Minimum Operating Temperature (°C) | -40 |
| Maximum Operating Temperature (°C) | 85 |
| Supplier Temperature Grade | Commercial |
| Pin Count | 8 |
| Standard Package Name | DIP |
| Supplier Package | PDIP N |
| Mounting | Through Hole |
| Package Height | 3.3 |
| Package Length | 10.16(Max) |
| Package Width | 6.48 |
| PCB changed | 8 |
| Lead Shape | Through Hole |
| LTC1049CN8 | LTC1049CN8#PBF | LTC1049CS8#PBF | LTC1049CS8#TRPBF | LTC1049CS8 | |
|---|---|---|---|---|---|
| 描述 | Op Amp Single Auto Zero/Chopper R-R O/P ±8V/16V 8-Pin PDIP N | Op Amp Single Auto Zero/Chopper R-R O/P ±8V/16V 8-Pin PDIP N Tube | Op Amp Single Auto Zero/Chopper R-R O/P ±8V/16V 8-Pin SOIC N Tube | Op Amp Single Auto Zero/Chopper R-R O/P ±8V/16V 8-Pin SOIC N T/R | Op Amp Single Auto Zero/Chopper R-R O/P ±8V/16V 8-Pin SOIC N |
| 欧盟限制某些有害物质的使用 | Not Compliant | Compliant | Compliant | Compliant | Not Compliant |
| ECCN (US) | EAR99 | EAR99 | EAR99 | EAR99 | EAR99 |
| Part Status | Unconfirmed | Active | Active | Active | Unconfirmed |
| 类型 Type |
Auto Zero/Chopper | Auto Zero/Chopper | Auto Zero/Chopper | Auto Zero/Chopper | Auto Zero/Chopper |
| Manufacturer Type | Zero Drift Amplifier | Zero Drift Amplifier | Zero Drift Amplifier | Zero Drift Amplifier | Zero Drift Amplifier |
| Number of Channels per Chip | 1 | 1 | 1 | 1 | 1 |
| Rail to Rail | Rail to Rail Output | Rail to Rail Output | Rail to Rail Output | Rail to Rail Output | Rail to Rail Output |
| Maximum Input Offset Voltage (mV) | 0.01@±5V | 0.01@±5V | 0.01@±5V | 0.01@±5V | 0.01@±5V |
| Minimum Single Supply Voltage (V) | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 |
| Typical Single Supply Voltage (V) | 15|12|9|5 | 5|9|12|15 | 5|9|12|15 | 5|9|12|15 | 15|12|9|5 |
| Maximum Single Supply Voltage (V) | 16 | 16 | 16 | 16 | 16 |
| Minimum Dual Supply Voltage (V) | ±2.375 | ±2.375 | ±2.375 | ±2.375 | ±2.375 |
| Typical Dual Supply Voltage (V) | ±5|±3 | ±3|±5 | ±3|±5 | ±3|±5 | ±5|±3 |
| Maximum Dual Supply Voltage (V) | ±8 | ±8 | ±8 | ±8 | ±8 |
| Maximum Input Offset Current (uA) | 0.0001@±5V | 0.0001@±5V | 0.0001@±5V | 0.0001@±5V | 0.0001@±5V |
| Typical Input Bias Current (uA) | 0.000015@±5V | 0.000015@±5V | 0.000015@±5V | 0.000015@±5V | 0.000015@±5V |
| Maximum Input Bias Current (uA) | 0.00005@±5V | 0.00005@±5V | 0.00005@±5V | 0.00005@±5V | 0.00005@±5V |
| Maximum Quiescent Current (mA) | 0.33@±5V | 0.33@±5V | 0.33@±5V | 0.33@±5V | 0.33@±5V |
| Power Supply Type | Dual|Single | Single|Dual | Dual|Single | Single|Dual | Dual|Single |
| Typical Slew Rate (V/us) | 0.8@±5V | 0.8@±5V | 0.8@±5V | 0.8@±5V | 0.8@±5V |
| Typical Voltage Gain (dB) | 160 | 160 | 160 | 160 | 160 |
| Typical Noninverting Input Current Noise Density (pA/rtHz) | 0.002@±5V | 0.002@±5V | 0.002@±5V | 0.002@±5V | 0.002@±5V |
| Minimum PSRR (dB) | 110 | 110 | 110 | 110 | 110 |
| Minimum CMRR (dB) | 110 | 110 | 110 | 110 | 110 |
| Minimum CMRR Range (dB) | 105 to 115 | 105 to 115 | 105 to 115 | 105 to 115 | 105 to 115 |
| Typical Gain Bandwidth Product (MHz) | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 |
| Shut Down Support | No | No | No | No | No |
| Minimum Operating Temperature (°C) | -40 | -40 | -40 | -40 | -40 |
| Maximum Operating Temperature (°C) | 85 | 85 | 85 | 85 | 85 |
| Supplier Temperature Grade | Commercial | Commercial | Commercial | Commercial | Commercial |
| Pin Count | 8 | 8 | 8 | 8 | 8 |
| Standard Package Name | DIP | DIP | SOP | SOP | SOP |
| Supplier Package | PDIP N | PDIP N | SOIC N | SOIC N | SOIC N |
| Mounting | Through Hole | Through Hole | Surface Mount | Surface Mount | Surface Mount |
| Package Height | 3.3 | 3.3 | 1.5(Max) | 1.5(Max) | 1.5(Max) |
| Package Length | 10.16(Max) | 10.16(Max) | 5(Max) | 5(Max) | 5(Max) |
| Package Width | 6.48 | 6.48 | 3.99(Max) | 3.99(Max) | 3.99(Max) |
| PCB changed | 8 | 8 | 8 | 8 | 8 |
| Lead Shape | Through Hole | Through Hole | Gull-wing | Gull-wing | Gull-wing |
| 系列 Packaging |
- | Tube | Tube | Tape and Reel | - |
聊聊、笑笑、闹闹
FPGA/CPLD
FPGA/CPLD
PCB设计
DIY/开源硬件专区
嵌入式系统
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
