电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LT3020IDD#PBF

产品描述LDO Regulator Pos 0.2V to 9.5V 0.1A Automotive 8-Pin DFN EP Tube
文件大小217KB,共16页
制造商ADI(亚德诺半导体)
官网地址https://www.analog.com
下载文档 详细参数 全文预览

LT3020IDD#PBF概述

LDO Regulator Pos 0.2V to 9.5V 0.1A Automotive 8-Pin DFN EP Tube

LT3020IDD#PBF规格参数

参数名称属性值
欧盟限制某些有害物质的使用Compliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
类型
Type
LDO
Number of Outputs1
PolarityPositive
输出类型
Output Type
Adjustable
Output Voltage (V)0.2 to 9.5
Maximum Output Current (A)0.1
Minimum Input Voltage (V)0.9
Maximum Input Voltage (V)10
Maximum Dropout Voltage @ Current (V)0.115@10mA|0.18@100mA
Reference Voltage (V)0.2
Line Regulation0%(Typ)
Load Regulation0.2%
Junction to Ambient35°C/W
Junction to Case3°C/W
Special FeaturesReverse Current Protection|Thermal Protection|Current Limit|Reverse Battery Protection
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)125
Supplier Temperature GradeIndustrial
系列
Packaging
Tube
Supplier PackageDFN EP
Pin Count8
Standard Package NameDFN
MountingSurface Mount
Package Height0.75(Max)
Package Length3
Package Width3
PCB changed8
Lead ShapeNo Lead

文档预览

下载PDF文档
LT3020/LT3020-1.2/
LT3020-1.5/LT3020-1.8
100mA, Low Voltage,
Very Low Dropout
Linear Regulator
FEATURES
DESCRIPTIO
V
IN
Range: 0.9V to 10V
Minimum Input Voltage: 0.9V
Dropout Voltage: 150mV Typical
Output Current: 100mA
Adjustable Output (V
REF
= V
OUT(MIN)
= 200mV)
Fixed Output Voltages: 1.2V, 1.5V, 1.8V
Stable with Low ESR, Ceramic Output Capacitors
(2.2µF Minimum)
0.2% Load Regulation from 1mA to 100mA
Quiescent Current: 120µA (Typ)
3µA Typical Quiescent Current in Shutdown
Current Limit Protection
Reverse-Battery Protection
No Reverse Current
Thermal Limiting with Hysteresis
8-Lead DFN (3mm
×
3mm) and MSOP Packages
The LT
®
3020 is a very low dropout voltage (VLDO
TM
) linear
regulator that operates from input supplies down to 0.9V.
This device supplies 100mA of output current with a
typical dropout voltage of 150mV. The LT3020 is ideal for
low input voltage to low output voltage applications,
providing comparable electrical efficiency to that of a
switching regulator.
The LT3020 regulator optimizes stability and transient
response with low ESR, ceramic output capacitors as
small as 2.2µF. Other LT3020 features include 0% typical
line regulation and 0.2% typical load regulation. In shut-
down, quiescent current drops to 3µA.
Internal protection circuitry includes reverse-battery pro-
tection, current limiting, thermal limiting with hysteresis,
and reverse-current protection. The LT3020 is available as
an adjustable output device with an output range down to
the 200mV reference. Three fixed output voltages, 1.2V,
1.5V and 1.8V, are also available.
The LT3020 regulator is available in the low profile
(0.75mm) 8-lead (3mm
×
3mm) DFN package with Ex-
posed Pad and the 8-lead MSOP package.
, LTC and LT are registered trademarks of Linear Technology Corporation.
VLDO is a trademark of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
APPLICATIO S
Low Current Regulators
Battery-Powered Systems
Cellular Phones
Pagers
Wireless Modems
TYPICAL APPLICATIO
Minimum Input Voltage
1.1
1.0
MINIMUM INPUT VOLTAGE (V)
I
L
= 100mA
1.8V to 1.5V, 100mA VLDO Regulator
V
IN
1.8V
2.2µF
V
OUT
1.5V
100mA
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
–50
–25
0
25
50
75
TEMPERATURE (°C)
100
125
IN
OUT
LT3020-1.5
2.2µF
SHDN
GND
3020 TA01
Downloaded from
Arrow.com.
U
3020 TA02
U
U
3020fc
1
单节电池充芯片TP4054如何与单节电量计芯片搭配使用,实现精准电量监测和可靠的充...
单节电池充芯片TP4054如何与单节电量计芯片搭配使用,实现精准电量监测和可靠的充电,一般电量计是不带充电功能的 ...
QWE4562009 综合技术交流
romimage.exe执行ce.bib时报访存错误?
我在命令行方式下,用romimage.exe ce.bib 生成nk,执行到 compacting bin file 时报指令访问了0x0内存. 而在PB下makeimg却正常。哪位大侠知道什么原因? ...
stforadasen 嵌入式系统
使用STC15遇到外部中断问题
使用STC15遇到外部中断问题, 我同时使用外部中断1,UART串口1, 硬件SPI。 出现了只有主循环内有UART发送函数时,外部中断才能进入。 如果没有放置UART发送函数。 刚不能进入外部中断1. --- ......
doganup 单片机
C2000系列(28335)DSP的Flash_API的限制
API可以: 1、可以运行在静态内部SARAM中 2、配置真确的CPU频率 3、根据Flash_API列表去集成API到应用中 4、初始化PLL控制寄存器,在使用API函数前等待PLL锁住 5、初始化API回调函数指针( ......
Jacktang 微控制器 MCU
各位有quartus 2 13.0sp1 的Altera OpenCL SDK的license吗?
求OpenCL的license!!...
laoyao123 FPGA/CPLD
VHDL编程问题
编辑了一段程序,却无法下载到FPGA开发板中(xc2s50)晶振40m,错误是:Signal qmh cannot be synthesized, bad synchronous description.请高人指点主要是数字钟用数码管显示,用4*4矩阵按键中 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 27  1474  2656  2243  2360  1  30  54  46  48 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved