CPLD MAX® II Family 980 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 256-Pin FBGA Tray
参数名称 | 属性值 |
欧盟限制某些有害物质的使用 | Compliant |
ECCN (US) | 3A991 |
Part Status | Active |
Family Name | MAX® II |
Logic Elements | 1270 |
Program Memory Type | Flash |
Memory Size (Kbit) | 8 |
Number of Logic Blocks/Elements | 127 |
Number of Global Clocks | 4 |
Number of I/O Banks | 4 |
Number of Macro Cells | 980 |
Process Technology | 0.18um |
Data Gate | No |
Maximum Number of User I/Os | 212 |
In-System Programmability | Yes |
Number of Inter Dielectric Layers | 6 |
Programmability | Yes |
Reprogrammability Support | No |
Programmable Type | In System Programmable |
Maximum Internal Frequency (MHz) | 1879.7 |
Maximum Clock to Output Delay (ns) | 7.3 |
Maximum Propagation Delay Time (ns) | 10 |
Speed Grade | 5 |
Individual Output Enable Control | Yes |
Minimum Operating Supply Voltage (V) | 2.375 |
Maximum Operating Supply Voltage (V) | 3.6 |
Typical Operating Supply Voltage (V) | 2.5|3.3 |
I/O Voltage (V) | 2.5|3.3|1.8|1.5 |
Tolerant Configuration Interface Voltage (V) | 1.8|2.5|3.3|5 |
Minimum Operating Temperature (°C) | 0 |
Maximum Operating Temperature (°C) | 85 |
Supplier Temperature Grade | Commercial |
系列 Packaging | Tray |
Supplier Package | FBGA |
Pin Count | 256 |
Standard Package Name | BGA |
Mounting | Surface Mount |
Package Height | 1.25 |
Package Length | 17 |
Package Width | 17 |
PCB changed | 256 |
Lead Shape | Ball |
电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved