电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MR065A561GAT

产品描述CAPACITOR, CERAMIC, MULTILAYER, 200 V, C0G, 0.000056 uF, THROUGH HOLE MOUNT
产品类别无源元件   
文件大小389KB,共6页
制造商AVX
下载文档 详细参数 全文预览

MR065A561GAT概述

CAPACITOR, CERAMIC, MULTILAYER, 200 V, C0G, 0.000056 uF, THROUGH HOLE MOUNT

MR065A561GAT规格参数

参数名称属性值
负偏差2 %
最小工作温度-55 Cel
最大工作温度125 Cel
正偏差2 %
额定直流电压urdc200 V
加工封装描述RADIAL LEADED
each_compliYes
状态Active
电容类型CERAMIC CAPACITOR
电容5.60E-5 µF
电介质材料CERAMIC
jesd_609_codee0
制造商系列MR
安装特点THROUGH HOLE MOUNT
多层Yes
包装形状RECTANGULAR PACKAGE
包装尺寸Radial
cking_methodBULK
seriesMR
尺寸编码1909
温度特性代码C0G
温度系数30ppm/Cel
端子涂层TIN LEAD
端子间距5.08 mm
端子形状WIRE
heigh5.97 mm
length4.83 mm
width2.28 mm

文档预览

下载PDF文档
Radial Leads/Ceralam
®
GENERAL INFORMATION
AVX MR Series
Molded Radial Leaded MLC
Temperature Coefficients:
C0G (NP0), X7R, Z5U
50, 100, 200 Volts
Case Material:
Molded Epoxy
Lead Material:
Solderable
Dimensions: Millimeters (Inches)
1.14 (.045)
Max.
31.7 (1.25)
Min.
L.D.
W
31.7 (1.25)
Min.
L
T
W
L
T
L.S.
Style MR05
L.D.
L.S.
Styles MR04, MR06,
MR07, MR08
HOW TO ORDER
AVX Styles: MR04, MR05, MR06, MR07, MR08
Part Number Example:
MR05
AVX Style
Voltage
Dielectric
Sig. Figures of Capacitance
Multiplier (Additional no. of zeros)
Capacitance Tolerance
1
Failure Rate
Leads
Part Number Codes
Voltages:
50V = 5, 100V = 1, 200V = 2
Dielectric:
C0G (NP0) = A, X7R = C, Z5U = E
Sig. Figures of Capacitance and Multiplier:
First two digits are the significant figures of capacitance.
Third digit indicates the additional number of zeros.
For example, order 560 pF as 561. (For values below 10pF,
use “R” in place of decimal point, e.g., 1R4 = 1.4 pF).
Capacitance Tolerances:
C0G (NP0): D = ±.5pF (<10 pF only), F = ±1.0% (>50 pF only),
G = ±2.0% (>25 pF only), J = ±5%, K = ±10%
X7R: J = ±5%, K = ±10%, M = ±20%
Z5U: M = ±20%, Z = +80%, -20%
Failure Rate:
Not Applicable
Leads:
A = Standard Solderable
T
1
= Trimmed Leads, .230" ± .030"
1
1
A
56
1
J
A
A
MARKING
Marking is as size permits.
(For code identification, see HOW TO ORDER section.)
— AVX
— Capacitance Tolerance
— Voltage Rating
— Temperature Coefficient
— Date Code
— Lot Code
PACKAGING REQUIREMENTS
Bulk Packaging:
1000 pcs. per sealed package except
MR07/MR08 (300 pcs.).
Tape and Reel:
Available on MR04, MR05, and MR06
only (2500 pcs./reel).
Ammo Packaging:
Available on special request.
Trimmed lead length for the MR05 style will be
measured from the bend in the lead (seating plane).
20
h05mixddst02v231.lib工艺库
急求h05mixddst02v231.lib工艺库,哪位大神有的希望分享下 ...
159480 PCB设计
多路复用问题?
如何实现将多路信号转换成单路信号输出...
eeleader FPGA/CPLD
音频电路叠加在一起
想把手机输出的左右声道叠加在一起,然后功过功放,再推送给一只喇叭。 下面两种电路,哪种要好一点? 249351249350 ...
麻袋 模拟电子
EE_FPGA V2.0 原理图
70339...
chenzhufly FPGA/CPLD
一直对差分线不是很清楚,这块四层板差分线需要包地处理吗,能有哪位大神指导
刚刚从别的行业转行过来,只是参加过一些培训。对一些问题都是一知半解 ,在网上看资料有的差分线要求包地 有的又说包地会影响信号,不知道那种说法更准确一些,或者是那种情况下才会采取上面两 ......
asionl PCB设计
大神帮帮忙
大神们能不能编写一个基于tms320f2812的他励直流电机控制程序...
zxp196266 DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1782  37  632  2378  825  47  17  30  35  2 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved