Crane Aerospace & Electronics Power Solutions
MOR Single and Dual DC/DC Converters
28 VOLT INPUT – 120 WATT
FEATURES
• –55° to +125°C operation
• 16 to 40 VDC input
• Fully isolated
• Magnetic feedback
• Fixed frequency 550 kHz typical
• Topology – Single Ended Forward
• Will withstand transients of up to 50 V for
up to 120 msec.
• Output trim 60% to 110%
• Input and output side inhibit
• Remote sense
• Synchronization
• Parallel up to 5 units
• Output short circuit protection
• Up to 80 W/in
3
, 87% efficiency
MODELS
VDC O
UTPUT
SINGLES
3.3
5
6.3
9.5
12
15
DUALS
±3.3
±5
±6.3
±9.5
±12
±15
DESCRIPTION
With up to 120 watts of output power, the MOR Series™ of DC/DC
converters operates from a standard 28 volt bus and offers a wide
input range of 16 to 40 VDC. Full operation over the military temper-
ature range, –55°C to +125°C, makes the MOR Series an ideal
choice for military, aerospace, space, and other high reliability appli-
cations. In compliance with MIL-STD-704D, the converters will with-
stand transients of up to 50 volts for up to 120 milliseconds. Use
Interpoint’s FME28-461 EMI filter to pass MIL-STD-461C, CE03
requirements.
The MOR Series converters incorporate a single-ended forward
topology which uses a constant frequency Pulse Width Modulator
(PWM) current mode control design and switches at 550 kHz,
nominal. The converters also provide short circuit protection by
restricting the current to 125% of the full load output current. All
models offer two inhibits, one referenced to input common and one
referenced to output common. A remote sense function is available
on single output models.
Using the trim function, the MOR Series can provide any output from
2 to 33 VDC. For example, trimming the two 15 volt outputs of the
15 dual (MOR2815D) to 14 volts, and then stacking the outputs will
provide a 28 volt output.
Crane Aerospace & Electronics, Interpoint Corp.
PO Box 97005 • Redmond WA 98073-9705
425.882.3100 • electronics@craneae.com
www.craneae.com
Page 1 of 21
Rev G - 20060418
Crane Aerospace & Electronics Power Solutions
MOR Single and Dual DC/DC Converters
28 VOLT INPUT – 120 WATT
OPERATING CONDITIONS AND CHARACTERISTICS
Input Voltage Range
• 16 to 40 VDC continuous
• 50 V for 120 msec transient
Output Power
• 66 to 120 W, depending on model
Power Dissipation (Pd)
• 30 W
Lead Soldering Temperature (10 sec per lead)
• 300°C
Storage Temperature Range (Case)
• –65°C to +150°C
Case Operating Temperature (Tc)
• –55°C to +125°C full power
• –55°C to +135°C absolute
Derating Output Power/Current
• Linearly from 100% at 125°C to 0% at 135° C
Output Voltage Temperature Coefficient
• 100 ppm/°C typical
Input to Output Capacitance
• 150 pF typical
Current Limit
• 125% of full load typical
Isolation
• 100 megohm minimum at 500 V
Audio Rejection
• 40 dB typical
Conversion Frequency
• Free run mode, 25°C, 550 kHz typical
480 kHz. min, 580 kHz max
• External sync range 525 to 625 kHz
Inhibit Pin Voltage (unit enabled)
• INH1 = 13 V typ, INH2 = 8 V typical
Undervoltage Lockout
• 15.5 V input typical
1.7
μΗ
Positive
Input
6
μF
6
μF
0.1
Ω
Input
Common
0.015
μF
500 V
Bias
Supply
0.015
μF
500 V
Share
Function
FET
Driver
Secondary V
CC
V
S+
600
μF
100
Ω
600
μF
100
Ω
0.5
μΗ
SYNC AND INHIBIT
Sync In (525 to 625 kHz)
• Logic low 0.8 V max, duty cycle 15% to 50%
• Logic high 4.5 V min, 9 V max
• Referenced to input common
Sync Out - Referenced to input common
Inhibit (INH1, INH2) : TTL Open Collector
• Logic low (output disabled), V = 0.2 V max.
• INH1 referenced to input common
• INH2 referenced to output common
• Logic high (output enabled) open collector
MECHANICAL AND ENVIRONMENTAL
Size (maximum)
3.005 x 1.505 x 0.400 inches (76.33 x 38.23 x 10.16 mm)
Available in a variety of packages. See cases U, V, W, Y, and Z
for dimensions.
Weight (maximum)
110 grams typical
Screening
Standard, ES, or 883 (Class H, QML). See “883, Class H, QML Products –
Environmental Screeing” for more information.
1.3
μΗ
0.1
μΗ
Positive
Output
Positive
Sense
Sense
Return
Output
Common
Share
Inhibit 1
UVLO
V
In
PWM
Controller
+
_
+
_
V
Ref
Trim
Secondary V
CC
Sync In
Sync Out
Sync
In / Out
Inhibit 2
F
IGURE
1: S
IMPLIFIED
S
CHEMATIC
– MOR2805S, S
INGLE
5 V
OLT
O
UTPUT
– T
YPICAL
V
ALUES
www.craneae.com
Page 2 of 21
Rev G - 20060418
Crane Aerospace & Electronics Power Solutions
MOR Single and Dual DC/DC Converters
28 VOLT INPUT – 120 WATT
PIN OUT
Pin
1
2
3
4
5
6
7
8
9
10
11
12
Single Output
Positive Input
Input Common
Trim
Inhibit 1 (INH1)
Sync Out
Sync In
Positive Output
Output Common
Sense Return
Positive Sense
Share
Inhibit 2 (INH2)
Dual Output
Positive Input
Input Common
Case
Inhibit 1 (INH1)
Sync Out
Sync In
Positive Output
Output Common
Negative Output
Trim
Share
Inhibit 2 (INH2)
PINS NOT IN USE
Trim
Case
Inhibit (INH1, INH2)
Sync Out
Sync In
Share
Sense Lines
Leave unconnected
User’s discretion
Leave unconnected
Leave unconnected
Connect to input common
Leave unconnected
Must be connected to appropriate
outputs
Angled corner and cover marking indicate pin one for cases
U and V. Cover marking indicates pin one for cases W, Y, and Z.
TOP VIEW
MOR
(Pin side, marked side)
1
2
3
4
5
6
12
11
10
9
Outline shown is case U, pin out is the same for
all cases. Available in a variety of packages. See
cases U, V, W, Y and Z for dimensions.
8
7
F
IGURE
2: P
IN
O
UT
T
OP
V
IEW
www.craneae.com
Page 3 of 21
Rev G - 20060418
Crane Aerospace & Electronics Power Solutions
MOR Single and Dual DC/DC Converters
28 VOLT INPUT – 120 WATT
HOW TO USE FUNCTIONS
P
OSITIVE
I
NPUT AND
I
NPUT
C
OMMON
Steady state voltage range is 16 to 40 VDC. Transient range is 40
to 50 V for a maximum of 120 msec. Low voltage lockout prevents
the units from operating below approximately 15.5 VDC input
voltage to keep system current levels smooth, especially during
initialization or re-start operations. All models include a soft-start
function to prevent large current draw and minimize overshhoot.
TRIM FORMULAS
Trim Up:
α
=
V
o
V
o nominal
,
1.0
≤ α ≤
1.1
(
R
T
(kΩ) =
V
o
– 1 • 20
2.5
– 50
(α -1)
)
C
ASE AND
E
XTERNAL
I
NPUT
F
ILTERS
Internal 500 V capacitors are connected between the case and
input common and between the case and output common. See
Figure 3.
Example:
V
o nominal
= 5.0
,
V
o
= 5.25
,
α
= 1.05
,
R
T
= 390 kΩ
1, 2, 3
Positive Input
Positive Output 10, 11, 12
1 Positive Input
Trim Down:
V
o
α
=
V
o nominal
,
0.6
≤ α ≤
1.0
28V
FME28-461
EMI Filter
4, 5, 6
Input Common
Output Common
7, 8, 9
Case
Chassis Ground
MOR
Single or Dual
Output
2 Input Common
R
T
(kΩ) = 50 •
α
– 30
1–
α
Example: V
o nominal
= 5.0
,
V
o
= 4.5
,
α
= 0.9
,
R
T
= 150 kΩ
I
NHIBIT
1
AND
2
F
IGURE
3: E
XTERNAL
F
ILTER
C
ONNECTION
Interpoint’s FME filters are recommended to meet CE03 require-
ments for reflected input line current. When using an external input
filter it is important that the case of the filter and the case of the
converter be connected through as low as an impedance as
possible. Direct connection of the baseplates to chassis ground is
the best connection. If connected by a single trace, the trace should
be as wide as it is long.
Two inhibit terminals disable switching, resulting in no output and
very low quiescent
Positive
Input
input current. The
two inhibit pins allow
access to an inhibit
function on either
side of the isolation
barrier to help main-
Inhibit 1
V
CC
tain isolation.
Input
Common
MOR Input Side
An open collector is
required for inter-
F
IGURE
6: I
NHIBIT
– I
NPUT
S
IDE
facing with both of
the inhibit pins. Applying an open-collector TTL logic low to either
inhibit pin will inhibit the
converter. Applying an
V
S
~
Voltage
Current
open collector TTL logic
E/A
Limit
high or leaving the pins
open will enable the
converter. Inhibit 1 is
referenced
to
Input
Feedback
Common, while Inhibit 2
Inhibit 2
is referenced to Sense
Sense
Return on the output side.
Return
MOR Output Side
T
RIM
Both single and dual output models include a trim function. Output
voltage can be trimmed from 60% up to 110% of nominal V out .
When trimming up, do not exceed the maximum output power.
When trimming down, do not exceed the maximum output current.
See Figure 4.
On dual models the positive output is regulated and the negative
output is transformer coupled (cross-regulated) to the positive
output. When trimming the duals, both output voltages will be
adjusted equally. See Figure 5.
3
Trim
R
T
MOR
Single
Output
Positive Output 7
Positive Sense 10
TRIM UP
10 Trim
Positive Output
R
T
7
TRIM UP
Sense Return
Output Common
9
8
MOR
Dual
Output
TRIM
DOWN
Output Common
8
TRIM DOWN
Negative Output
9
The open circuit voltage
for Inhibit 1 is 13 V and for
Inhibit 2 it is 8 V. Float the inhibit pin(s) if not used. The required
logic low voltage level is 0.2 V maximum.
F
IGURE
7: I
NHIBIT
– O
UTPUT
S
IDE
F
IGURE
4: T
RIM
– S
INGLE
www.craneae.com
F
IGURE
5: T
RIM
– D
UAL
See Figures 6 and 7.
Page 4 of 21
Rev G - 20060418
Crane Aerospace & Electronics Power Solutions
MOR Single and Dual DC/DC Converters
28 VOLT INPUT – 120 WATT
S
YNC
I
N AND
S
YNC
O
UT
The MOR converters can be synchronized to the system clock by
applying a TTL compatible sync signal to the Sync In pin. Sync Out
can be used to synchronize other components to the MOR
converter’s switching frequency.
V
CC
~
5V
~
Sync In
330 pF
1.8 k
Input
Common
P
OSITIVE
O
UTPUT
,
N
EGATIVE
O
UTPUT
AND
O
UTPUT
C
OMMON
Output current is limited
to 125% of maximum
specified current under
short circuit or load fault
conditions.
1
Positive Input
Positive Output 7
Inhibit 2
+
MOR
Dual Output
2
Input Common
Output Common 8
Load
–
Negative Output 9
V
CC
~
200
Ω
F
IGURE
11: “S
TACKED
” O
UTPUT
Sync Out
Input
Common
F
IGURE
8: S
YNC
I
N
F
IGURE
9: S
YNC
O
UT
The frequency range for external synchronization is 525 to 625
kHz. The requirements for an external signal are 15% to 50% duty
cycle, 0 ≤ L ≤ 0.8 V and 4.5 ≤ H ≤ 9 V. Both Sync In and Sync Out
are referenced to input common. Sync In should be grounded to
input common if not used. See Figures 8 and 9.
Single output models operate from no load to full load. Dual output
models with balanced loads operate from no load to full load. For
dual models with unbalanced loads, at least 10% of the total output
power must be drawn from the positive output at all times, however,
the negative output does not require a minimum load. See note 7,
cross regulation, under the Electrical Characteristics Tables. Dual
outputs may be “stacked” to double the output voltage. See Figure
11.
1 Positive Input
28V
6 Sync In
5 Sync Out
2
Input Common
Positive Output 7
Positive Sense 10
Share 11
Sense Return 9
Output common 8
P
OSITIVE
S
ENSE
, S
ENSE
R
ETURN
A special remote sensing feature maintains the desired output
voltage at the load. See Figure 12. When this feature is not used,
connect the sense lines to their respective output terminals. See
Figure 13. Remote sensing is available on single output models
only. o not exceed 110% of Vout and maximum output power.
1 Positive Input
6 Sync In
5 Sync Out
2
Input Common
Positive Output 7
Positive Sense 10
Share 11
Sense Return 9
Output common 8
+
Load
–
S
HARE
(P
ARALLELING
)
By using the Share pin, up to five single or dual converters may be
paralleled for a total output power of over 500 watts (90% Pout /
converter, max.). The converters will share within 10% of each
other at 25 to 90% rated power. MOR converters feature true n+1
redundancy for reliability in critical applications. See Figure 10 for
the proper connections.
All Positive Outputs and Positive Senses should be connected to
a common point. All Negative Outputs and Sense Returns should
be connected to a common point. The Share pin is referenced to
Sense Return. Leave the share pin floating (unconnected) if not
used. Also see Figure 12.
28V
1 Positive Input
6 Sync In
5 Sync Out
2
Input Common
Positive Output 7
Positive Sense 10
Share 11
Sense Return 9
Output common 8
F
IGURE
12: P
ARALLELING
1
6
4
2
Positive Input
Sync In
Inhbit 1
Positive Output 7
Positive Sense 10
Inhibit 2 12
Sense Return 9
Output Common 8
Load
+
MOR
Single
Output
Share
Sense
Return
F
IGURE
10: S
HARE
Input Common
–
1
6
28V
4
2
Positive Input
Sync In
Inhbit 1
MOR
Dual
Output
Positive Output 7
Inhibit 2 12
Output Common 8
+
Load
0
Load
Input Common
Negative Output 9
–
F
IGURE
13: C
ONNECTIONS
www.craneae.com
Page 5 of 21
Rev G - 20060418
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
