电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C1825A224J5XAH

产品描述Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, BX, 15% TC, 0.22uF, Surface Mount, 1825, CHIP
产品类别无源元件    电容器   
文件大小1MB,共8页
制造商KEMET(基美)
官网地址http://www.kemet.com
下载文档 详细参数 全文预览

C1825A224J5XAH概述

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, BX, 15% TC, 0.22uF, Surface Mount, 1825, CHIP

C1825A224J5XAH规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称KEMET(基美)
包装说明, 1825
Reach Compliance Codenot_compliant
ECCN代码EAR99
电容0.22 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度2.03 mm
JESD-609代码e0
长度4.57 mm
制造商序列号GR900
安装特点SURFACE MOUNT
多层Yes
负容差5%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
封装形式SMT
包装方法TRAY
正容差5%
额定(直流)电压(URdc)50 V
系列C(SIZE)A
尺寸代码1825
表面贴装YES
温度特性代码BX
温度系数15% ppm/°C
端子面层Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
端子形状WRAPAROUND
宽度6.35 mm

文档预览

下载PDF文档
CERAMIC HIGH RELIABILITY
GENERAL INFORMATION GR900 SERIES
HIGH RELIABILITY — GR900
/ Q-SPEC
GR900 capacitors are intended for use in any application where the
chance of failure must be reduced to the lowest possible level. While
any well-made multilayer ceramic capacitor is an inherently reliable
device, GR900 capacitors receive special attention in all phases of
manufacture including:
Raw Materials Selection
Clean Room Production
Individual Batch Testing
C-SAM (when applicable)
Singular Batch Identity is Maintained
Destructive Physical Analysis
These parts are well worth the added investment in comparison to the
cost of a device or system failure.
Typical applications include: Medical, Aerospace, Communication
Satellites, Radar and Guidance Systems.
SCREENING AND SAMPLE TESTS
Each batch receives the following testing/inspections:
In Process Inspection (Per MIL-PRF-123):
1.
2.
100% Visual Inspection.
Destructive Physical Analysis: (DPA) - A sample is pulled from
each lot and examined per EIA-469 and KEMET’s strict internal
void and delamination criteria. Sampling plan is per MIL-PRF-123.
C-SAM (GR900 / “A” in the fifth character position of the ordering
code): May be performed on batches failing to meet the DPA
criteria for removal of marginal product. Not required on each lot.
C-SAM (Q-SPEC / “Q” in the fifth character position of the ordering
code): Receive 100% C-SAM of lot prior to application of end
metallization.
Group A
1. Thermal Shock:
Materials used in the construction of multilayer
ceramic capacitors possess various thermal coefficients of expansion.
To assure maximum uniformity, each part is temperature cycled in
accordance to MIL-STD-202, Method 107, Condition A with Step 3
being 125°C. Number of cycles shall be 20 (100% of lot).
2. Voltage Conditioning:
One of the most strenuous environments for
any capacitor is the high temperature/high voltage test. All units are
subject to twice-rated voltage to the units at the maximum rated
temperature of 125°C for a minimum of 168 hours and a maximum of
264 hours. The voltage conditioning may be terminated at any time
during 168 hours to 264 hours time interval that confirmed failures meet
the requirements of the PDA during the last 48 hours of 1 unit or .4%
(100% of lot).
Optional Voltage Conditioning (Accelerated Voltage
Conditioning):
All conditions of the standard voltage conditioning
apply with the exception of increased voltage and decreased test time.
Refer to MIL-PRF-123 for the proper formula.
*Step 5 is performed on chips at this point (100% of lot).
3. Dielectric Withstanding Voltage:
250% of the DC rated voltage at
25°C (100% of lot).
9. Percent Defective Allowable (PDA):
The overall PDA is 8% for
parts outside the MIL-PRF-123 values. The PDA is per MIL-PRF-
123 for all parts that are valid MIL-PRF-123 values. The PD
includes steps 1 through 8 above with the following exceptions.
Capacitance exclusion - capacitance values no more than 5% or
.5pF, whichever is greater for BX characteristic or 1% or .3pF,
whichever is greater for BP characteristic beyond specified
tolerance limit, shall be removed from the lot but shall not be
considered defective for determination of the PD.
Insulation Resistance at 25°C — Product which is not acceptable
for twice the military limit but is acceptable per the military limit, is
removed from the lot but shall not be considered defective for
determination of the PD.
10. Visual and Mechanical Examination:
Performed per MIL-
PRF-123 criteria.
11. Radiographic Examination (Leaded Devices Only):
Radial
devices receive a one-plane X-ray.
12. Destructive Physical Analysis (DPA):
A sample is examined
on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.
STANDARD PACKAGING
All products are packaged in trays except C512 capacitors which
are packaged 1 piece per bag.
*Note: All packaging is ESD protected.
DATA PACKAGE
A data package is sent with each shipment which contains:
1. Final Destructive Physical Analysis (DPA) report.
2. Certificate of Compliance stating that the parts meet all
applicable requirements of the appropriate military specification to
the best failure level to which KEMET is approved.
3. Summary of Group A Testing.
Group B
MIL-PRF-123 Group B testing is available with special order.
Please contact KEMET for additional information and ordering
details.
4. Insulation Resistance:
The 25°C measurement with rated
voltage applied shall be the lesser of 100 GΩ or 1000 Megohm -
Microfarads (100% of lot).
*5. Insulation Resistance:
The 125°C measurement with rated
voltage applied shall be the lesser of 10 GΩ or 100 Megohm -
Microfarads (100% of lot). For chips, 125°C IR is performed prior to
Step 3 above.
6. Storage
at 150°C for 2 hours minimum without voltage applied
followed by a 12-hour minimum stabilization period (temperature
characteristic BX only).
7. Capacitance:
Shall be within specified tolerance at 25°C (100%
of lot). (Aging phenomenon is taken into account for BX dielectric
to obtain capacitance.)
8. Dissipation Factor:
Shall not exceed 2.5% for X7R (BX)
dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)
3.
12
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
F28377D的双核外设资源分配问题
请问,在F28377D双核分配资源时,比如在cpu1里用 DevCfgRegs.CPUSEL11.bit.ADC_A = 1; DevCfgRegs.CPUSEL11.bit.ADC_B = 1; 将ADCA 和 ADCB交给cpu2,请问那么ADCA和ADCB的时钟使能,就 ......
Charles 微控制器 MCU
8260板子的sdram问题
用BDI2000的 mm命令可以修改ram的内容(用md命令来查看),但用load直接把程序下载到ram中,结果用md命令查看,ram内容非镜像文件的内容(在host机上用ue看的)这是怎么回事呢 MPC8260:->loa ......
hustforest 嵌入式系统
【转帖】锂铁电池为什么比碱性电池不易漏液?
碱性电池凭借容量大、价格便宜的优点,占据了干电池市场的半壁江山,无论是便利店还是大型商超,均可以见到碱性电池的身影。不过,碱性电池也因为漏液问题而饱受诟病。碱性电池内部的电解液呈强 ......
皇华Ameya360 电源技术
问一个关于上拉电阻的问题 希望大神给解答 谢谢
本人最近开始学习单片机,总出现上拉电阻,由于以前电学学的不好,所以搞不懂是怎么回事。个人觉得如果接了电阻的话会在电阻上产生压降,应该是降低电平,真心不懂电平是怎么提高的。...
manualman 单片机
小熊派华为物联网操作系统LiteOS内核教程02-HelloWorld
此内容由EEWORLD论坛网友小熊派开源社区原创,如需转载或用于商业用途需征得作者同意并注明出处 1. 创建HelloWorld工程 打开IoT Studio,点击创建IoT Studio工程: 填写工程设置, ......
小熊派开源社区 编程基础
深圳海思半导体招聘数字IC前端设计和验证工程师
本科以上学历,通过国家英语四级,有一定相关工作经验(不招聘应届毕业生)。工作地点深圳。有意者可把简历发到echo2007@126.com...
echo2007 求职招聘

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2687  94  2323  2681  1008  55  2  47  54  21 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved