Operating Temperature Range (Note 4).... –40°C to 85°C
Specified Temperature Range (Note 5) .... –40°C to 85°C
Maximum Junction Temperature........................... 150°C
Storage Temperature Range................... –65°C to 150°C
PIN CONFIGURATION
TOP VIEW
OUT A
–IN A
+IN A
V
–
N/C
N/C
1
2
3
4
5
6
A
13
B
12 V
+
11 OUT B
10 –IN B
9 +IN B
8 N/C
7 N/C
OUT A 1
–IN A 2
A
+IN A 3
V
–
4
B
5
6
–IN B
+IN B
TOP VIEW
8
7
V+
OUT B
DF PACKAGE
12-LEAD (4mm
×
4mm) PLASTIC DFN
T
JMAX
= 150°C,
θ
JA
= 37°C/W
EXPOSED PAD (PIN 13) IS GND, MUST BE CONNECTED TO V
–
S8 PACKAGE
8-LEAD PLASTIC SO
T
JMAX
= 150°C,
θ
JA
= 190°C/W
ORDER INFORMATION
LEAD FREE FINISH
LT1469CS8-2#PBF
LT1469IS8-2#PBF
LT1469ACDF-2#PBF
LT1469AIDF-2#PBF
LT1469CDF-2#PBF
LT1469IDF-2#PBF
TAPE AND REEL
LT1469CS8-2#TRPBF
LT1469IS8-2#TRPBF
LT1469ACDF-2#TRPBF
LT1469AIDF-2#TRPBF
LT1469CDF-2#TRPBF
LT1469IDF-2#TRPBF
PART MARKING*
14692
14692
14692
14692
14692
14692
PACKAGE DESCRIPTION
8-Lead Plastic Small Outline
8-Lead Plastic Small Outline
12-Lead (4mm
×
4mm) Plastic DFN
12-Lead (4mm
×
4mm) Plastic DFN
12-Lead (4mm
×
4mm) Plastic DFN
12-Lead (4mm
×
4mm) Plastic DFN
TEMPERATURE RANGE
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. V
CM
= 0V unless otherwise noted.
SYMBOL
V
OS
PARAMETER
Input Offset Voltage
CONDITIONS
S8 Package
LT1469A, DF Package
LT1469, DF Package
I
OS
Input Offset Current
V
SUPPLY
±15V
±5V
±15V
±5V
±15V
±5V
±5V to ±15V
MIN
TYP
50
50
50
50
100
150
13
MAX
125
200
125
200
225
300
±50
UNITS
μV
μV
μV
μV
μV
μV
nA
14692f
ELECTRICAL CHARACTERISTICS
2
LT1469-2
ELECTRICAL CHARACTERISTICS
SYMBOL
I
B
–
I
B
+
e
n
i
n
R
IN
C
IN
V
CM
PARAMETER
Inverting Input Bias Current
Noninverting Input Bias Current
Input Noise Voltage
Input Noise Voltage Density
Input Noise Current Density
Input Resistance
Input Capacitance
Input Voltage Range (Positive)
Input Voltage Range (Negative)
CMRR
Common Mode Rejection Ratio
Minimum Supply Voltage
PSRR
A
VOL
Power Supply Rejection Ratio
Large-Signal Voltage Gain
Guaranteed by CMRR
Guaranteed by CMRR
V
CM
= ±12.5V
V
CM
= ±2.5V
Guaranteed by PSRR
V
S
= ±4.5V to ±15V
V
OUT
= ±12.5V, R
L
= 10k
V
OUT
= ±12.5V, R
L
= 2k
V
OUT
= ±2.5V, R
L
= 10k
V
OUT
= ±2.5V, R
L
= 2k
R
L
= 10k, 1mV Overdrive
R
L
= 2k, 1mV Overdrive
R
L
= 10k, 1mV Overdrive
R
L
= 2k, 1mV Overdrive
V
OUT
= ±12.5V, 1mV Overdrive
V
OUT
= ±2.5V, 1mV Overdrive
V
OUT
= 0V, 0.2V Overdrive (Note 3)
R
L
= 2k (Note 6)
10V Peak, (Note 7)
3V Peak, (Note 7)
f = 100kHz, R
L
= 2k
10V Step, 0.01%, A
V
= –1
10V Step, 150μV, A
V
= –1
A
V
= –1, f = 100kHz
V
OUT
= ±12.5V, R
L
= 2k
V
OUT
= ±2.5V, R
L
= 2k
Per Amplifier
±15V
±15V
±5V
±5V
±15V
±15V
±5V
±5V
±15V
±5V
±15V
±15V
±5V
±15V
±5V
±15V
±5V
±15V
±15V
±15V
±15V
±5V
±15V
±5V
±15V
±5V
±5V to ±15V
±5V to ±15V
V
CM
= ±12.5V (Note 9)
V
CM
= ±2.5V (Note 9)
V
S
= ±4.5V to ±15V (Note 9)
±15V
±5V
93
93
97
100
100
140
130
100
300
300
200
200
±13.0
±12.8
±3.0
±2.8
±15
±15
±25
20
15
0.1Hz to 10Hz
f = 10kHz
f = 10kHz
Common Mode, V
CM
= ±12.5V
Differential
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. V
CM
= 0V unless otherwise noted.
CONDITIONS
V
SUPPLY
±5V to ±15V
±5V to ±15V
±5V to ±15V
±5V to ±15V
±5V to ±15V
±15V
±15V
±15V
±15V
±5V
±15V
±5V
±15V
±5V
96
96
12.5
2.5
100
50
MIN
TYP
3
–10
0.3
5
0.6
240
150
4
13.5
3.6
–14.3
–4.4
110
112
±2.5
112
2000
2000
8000
8000
±13.6
±13.5
±3.7
±3.6
±22
±22
±40
30
22
475
1160
200
190
650
800
0.02
130
130
4.1
3.8
30
50
2
5
113
115
115
5.2
5
225
350
18
78
±4.5
–12.5
–2.5
MAX
±10
±40
UNITS
nA
nA
μV
P-P
nV/√Hz
pA/√Hz
MΩ
kΩ
pF
V
V
V
V
dB
dB
V
dB
V/mV
V/mV
V/mV
V/mV
V
V
V
V
mA
mA
mA
V/μs
V/μs
kHz
kHz
MHz
MHz
ns
ns
Ω
dB
dB
mA
mA
μV
μV
nA
nA
dB
dB
dB
14692f
V
OUT
Maximum Output Swing
I
OUT
I
SC
SR
FPBW
GBW
t
S
R
OUT
Maximum Output Current
Output Short-Circuit Current
Slew Rate
Full-Power Bandwidth
Gain Bandwidth Product
Settling Time
Output Resistance
Channel Separation
I
S
ΔV
OS
ΔI
B
–
ΔI
B
+
ΔCMRR
ΔPSRR
Supply Current
Input Offset Voltage Match
Inverting Input Bias Current Match
Noninverting Input Bias Current Match
Common Mode Rejection Match
Power Supply Rejection Match
3
LT1469-2
ELECTRICAL CHARACTERISTICS
SYMBOL
V
OS
PARAMETER
Input Offset Voltage
The
l
denotes the specifications which apply over the full operating
temperature range, 0°C ≤ T
A
≤ 70°C. V
CM
= 0V unless otherwise noted.
CONDITIONS
S8 Package
LT1469A, DF Package
LT1469, DF Package
V
SUPPLY
±15V
±5V
±15V
±5V
±15V
±5V
±15V
±5V
±5V to ±15V
(Note 8)
(Note 8)
Guaranteed by CMRR
Guaranteed by CMRR
V
CM
= ±12.5V
V
CM
= ±2.5V
Minimum Supply Voltage
Guaranteed by PSRR
V
S
= ±4.5V to ±15V
V
OUT
= ±12.5V, R
L
= 10k
V
OUT
= ±12.5V, R
L
= 2k
V
OUT
= ±2.5V, R
L
= 10k
V
OUT
= ±2.5V, R
L
= 2k
R
L
= 10k, 1mV Overdrive
R
L
= 2k, 1mV Overdrive
R
L
= 10k, 1mV Overdrive
R
L
= 2k, 1mV Overdrive
V
OUT
= ±12.5V, 1mV Overdrive
V
OUT
= ±2.5V, 1mV Overdrive
V
OUT
= 0V, 0.2V Overdrive (Note 3)
R
L
= 2k (Note 6)
f = 100kHz, R
L
= 2k
V
OUT
= ±12.5V, R
L
= 2k
V
OUT
= ±2.5V, R
L
= 2k
Per Amplifier
±15V
±15V
±5V
±5V
±15V
±15V
±5V
±5V
±15V
±5V
±15V
±15V
±5V
±15V
±5V
±15V
±5V
±15V
±5V
±15V
±5V
±5V to ±15V
±5V to ±15V
V
CM
= ±12.5V (Note 9)
V
CM
= ±2.5V (Note 9)
V
S
= ±4.5V to ±15V (Note 9)
±15V
±5V
±5V to ±15V
±5V to ±15V
±5V to ±15V
±5V to ±15V
±15V
±5V
±15V
±5V
±15V
±5V
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
MIN
TYP
MAX
350
350
225
275
450
450
UNITS
μV
μV
μV
μV
μV
μV
μV/°C
μV/°C
nA
pA/°C
nA
pA/°C
nA
V
V
ΔV
OS
/ΔT
I
OS
ΔI
OS
/ΔT
I
B
–
ΔI
B
–/ΔT
I
B
+
V
CM
Input Offset Voltage Drift
Input Offset Current
Input Offset Current Drift
Inverting Input Bias Current
Inverting Input Bias Current Drift
Noninverting Input Bias Current
Input Voltage Range (Positive)
Input Voltage Range (Negative)
(Note 8)
1
1
60
5
3
±80
±20
40
±60
12.5
2.5
–12.5
–2.5
94
94
± 4.5
95
100
100
100
100
±12.9
±12.7
±2.9
±2.7
±12.5
±12.5
±17
18
13
130
120
98
98
6.5
6.3
600
600
38
118
91
91
92
200
190
V
V
dB
dB
V
dB
V/mV
V/mV
V/mV
V/mV
V
V
V
V
mA
mA
mA
V/μs
V/μs
MHz
MHz
dB
dB
mA
mA
μV
μV
nA
nA
dB
dB
dB
14692f
CMRR
Common Mode Rejection Ratio
PSRR
A
VOL
Power Supply Rejection Ratio
Large-Signal Voltage Gain
V
OUT
Maximum Output Swing
I
OUT
I
SC
SR
GBW
Maximum Output Current
Output Short-Circuit Current
Slew Rate
Gain Bandwidth Product
Channel Separation
I
S
ΔV
OS
ΔI
B
–
ΔI
B
+
ΔCMRR
ΔPSRR
Supply Current
Input Offset Voltage Match
Inverting Input Bias Current Match
Noninverting Input Bias Current Match
Common Mode Rejection Match
Power Supply Rejection Match
4
LT1469-2
ELECTRICAL CHARACTERISTICS
SYMBOL
V
OS
PARAMETER
Input Offset Voltage
CONDITIONS
S8 Package
LT1469A, DF Package
LT1469, DF Package
ΔV
OS
/ΔT
I
OS
ΔI
OS
/ΔT
I
B
–
ΔI
B
–/ΔT
I
B
+
V
CM
Input Offset Voltage Drift
Input Offset Current
Input Offset Current Drift
Inverting Input Bias Current
Inverting Input Bias Current Drift
Noninverting Input Bias Current
Input Voltage Range (Positive)
Input Voltage Range (Negative)
CMRR
Common Mode Rejection Ratio
Minimum Supply Voltage
PSRR
A
VOL
Power Supply Rejection Ratio
Large-Signal Voltage Gain
Guaranteed by CMRR
Guaranteed by CMRR
V
CM
= ±12.5V
V
CM
= ±2.5V
Guaranteed by PSRR
V
S
= ±4.5V to ±15V
V
OUT
= ±12,5V, R
L
= 10k
V
OUT
= ±12.5V, R
L
= 2k
V
OUT
= ±2.5V, R
L
= 10k
V
OUT
= ±2.5V, R
L
= 2k
R
L
= 10k, 1mV Overdrive
R
L
= 2k, 1mV Overdrive
R
L
= 10k, 1mV Overdrive
R
L
= 2k, 1mV Overdrive
V
OUT
= ±12.5V, 1mV Overdrive
V
OUT
= ±2.5V, 1mV Overdrive
V
OUT
= 0V, 0.2V Overdrive (Note 3)
R
L
= 2k (Note 6)
f = 100kHz, R
L
= 2k
V
OUT
= ±12.5V, R
L
= 2k
V
OUT
= ±2.5V, R
L
= 2k
Per Amplifier
±15V
±15V
±5V
±5V
±15V
±15V
±5V
±5V
±15V
±5V
±15V
±15V
±5V
±15V
±5V
±15V
±5V
±15V
±5V
±15V
±5V
±5V to ±15V
±5V to ±15V
V
CM
= ±12.5V (Note 9)
V
CM
= ±2.5V (Note 9)
V
S
= ±4.5V to ±15V (Note 9)
±15V
±5V
(Note 8)
(Note 8)
(Note 8)
The
l
denotes the specifications which apply over the full operating
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
