Radiation Hardened High Speed, Monolithic
Digital-to-Analog Converter
HS-565BRH, HS-565BEH
The HS-565BRH, HS-565BEH are fast, radiation hardened
12-bit current output, digital-to-analog converters. This part
replaces the HS-565ARH, which is no longer available. The
monolithic chips include a precision voltage reference,
thin-film R-2R ladder, reference control amplifier and twelve
high-speed bipolar current switches.
The Intersil Dielectric Isolation process provides latch-up free
operation while minimizing stray capacitance and leakage
currents, to produce an excellent combination of speed and
accuracy. Also, ground currents are minimized to produce a
low and constant current through the ground terminal, which
reduces error due to code-dependent ground currents.
HS-565BRH, HS-565BEH die are laser trimmed for a
maximum integral nonlinearity error of
±0.25
LSB at +25°C. In
addition, the low noise buried zener reference is trimmed both
for absolute value and minimum temperature coefficient.
Specifications for Rad Hard QML devices are controlled by the
Defense Supply Center in Columbus (DSCC). The SMD
numbers listed here must be used when ordering.
Detailed Electrical Specifications for these devices are
contained in SMD
5962-96755.
A “hot-link” is provided on our
website for downloading.
Features
• Electrically Screened to SMD #
5962-96755
• QML Qualified per MIL-PRF-38535 Requirements
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . 100 krad (Si) (Max)
• DAC and Reference on a Single Chip
• Pin Compatible with AD-565A and HI-565A
• Very High Speed: Settles to 0.50 LSB in 500ns Max
• Monotonicity Guaranteed Over Temperature
• 0.50 LSB Max Nonlinearity Guaranteed Over Temperature
• Low Gain Drift
(Max., DAC Plus Reference) . . . . . . . . . . . . . . . . . . 50ppm/°C
•
±0.75
LSB Accuracy Guaranteed Over Temperature
(±0.125 LSB Typical at +25°C)
Applications
• High Speed A/D Converters
• Precision Instrumentation
• Signal Reconstruction
REF OUT VCC
4
3
+
-
6
5
19.95k
3.5k
3k
7
-VEE
12
PWR
GND
24 . . . 13
MSB LSB
10V
IREF
0.5mA
+
-
DAC
IO
(4X IREF
X CODE)
BIP.
OFF.
8
5k
9.95k
5k
11
20V SPAN
10
10V SPAN
9
REF IN
REF GND
OUT
2.5k
FIGURE 1. FUNCTIONAL DIAGRAM
May 7, 2012
FN4607.4
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Copyright Intersil Americas Inc. 2003, 2012. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
HS-565BRH, HS-565BEH
Pin Configurations
HS1-565BRH, HS1-565BEH
MIL-STD-1835 CDIP2-T24
(SBDIP)
TOP VIEW
NC 1
NC 2
VCC 3
REF OUT 4
REF GND 5
REF IN 6
-VEE 7
BIPOLAR RIN 8
IDAC OUT 9
10V SPAN 10
20V SPAN 11
PWR GND 12
24 BIT 1 IN (MSB)
23 BIT 2 IN
22 BIT 3 IN
21 BIT 4 IN
20 BIT 5 IN
19 BIT 6 IN
18 BIT 7 IN
17 BIT 8 IN
16 BIT 9 IN
15 BIT 10 IN
14 BIT 11 IN
13 BIT 12 IN (LSB)
NC
NC
VCC
REF OUT
REF GND
REF IN
-VEE
BIPOLAR RIN
IDAC OUT
10V SPAN
20V SPAN
PWR GND
HS9-565BRH, HS9-565BEH
MIL-STD-1835 CDFP4-F24
(CERAMIC FLATPACK)
TOP VIEW
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
BIT 1 IN
(MSB)
BIT 2 IN
BIT 3 IN
BIT 4 IN
BIT 5 IN
BIT 6 IN
BIT 7 IN
BIT 8 IN
BIT 9 IN
BIT 10 IN
BIT 11 IN
BIT 12 IN
(LSB)
Ordering Information
ORDERING NUMBER
5962R9675502V9A
5962R9675502VJC
5962R9675502VXC
HS9-565BRH/PROTO
5962R9675503V9A
5962R9675503VJC
5962R9675503VXC
PART NUMBER
HS0-565BRH-Q
HS1-565BRH-Q
HS9-565BRH-Q
HS9-565BRH/PROTO
HS0-565BEH-Q
HS1-565BEH-Q
HS9-565BEH-Q
Q 5962R96 75503VJC
Q 5962R96 75503VXC
Q 5962R96 75502VJC
Q 5962R96 75502VXC
HS9- 565BRH /PROTO
PART MARKING
TEMP. RANGE
(°C)
+25
-55 to +125
-55 to +125
-55 to +125
+25
-55 to +125
-55 to +125
24 Ld SBDIP
24 Ld Flatpack
D24.6
K24.A
24 Ld SBDIP
24 Ld Flatpack
D24.6
K24.A
PACKAGE
(Pb-Free)
PKG. DWG. #
NOTE: These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with
both SnPb and Pb-free soldering operations.
2
FN4607.4
May 7, 2012
HS-565BRH, HS-565BEH
Burn-In Bias Circuit
1 NC
+15V
D1
C1
2 NC
3 VCC
4 REF OUT
5 REF GND
-15V
D2
+10V
D3
C3
C2
6 REF IN
7 -VEE
8 BIP OFF
9 OUT
10 10V SPAN
11 20V SPAN
BIT 1 24
BIT 2 23
BIT 3 22
BIT 4 21
BIT 5 20
BIT 6 19
BIT 7 18
BIT 8 17
BIT 9 16
BIT 10 15
BIT 11 14
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
F10
F11
Definitions of Specifications
Digital Inputs
The HS-565BRH, HS-565BEH accepts digital input codes in
binary format and may be user connected for any one of three
binary codes. Straight binary, Two’s Complement (see note
below), or Offset Binary.
DIGITAL
INPUT
MSB...LSB
000.... 000
100.... 000
111.... 111
011.... 111
STRAIGHT
BINARY
Zero
0.50 FS
+FS - 1LSB
0.50 FS - 1LSB
ANALOG OUTPUT
OFFSET
BINARY
-FS (Full Scale)
Zero
+FS - 1LSB
Zero - 1LSB
TWO’S
COMPLEMENT
(Note)
Zero
-FS
Zero - 1LSB
+FS - 1LSB
12 PWR GND BIT 12 13
NOTES:
D1 = D2 = D3 = IN4002 or Equivalent
F0 to F11:
VIH = 5.0V ±0.5V
VIL = 0.0V ±0.5V
F0 = 100kHz ±10% (50% Duty Cycle)
F1 = F0/2
F7 = F0/128
F2 = F0/4
F8 = F0/256
F3 = F0/8
F9 = F0/512
F4 = F0/16
F10 = F0/1024
F5 = F0/32
F11 = F0/2048
F6 = F0/64
NOTE: Invert MSB with external inverter to obtain Two’s Complement
Coding
Accuracy
Nonlinearity - Nonlinearity of a D/A converter is an important
measure of its accuracy. It describes the deviation from an ideal
straight line transfer curve drawn between zero (all bits OFF) and
full scale (all bits ON).
Differential Nonlinearity - For a D/A converter, it is the difference
between the actual output voltage change and the ideal (1 LSB)
voltage change for a one bit change in code. A Differential
Nonlinearity of
±1
LSB or less guarantees monotonicity; i.e., the
output always increases and never decreases for an increasing
input.
Radiation Bias Circuit
1 NC
+15V
2 NC
3 VCC
4 REF OUT
5 REF GND
-15V
6 REF IN
7 -VEE
8 BIP OFF
+10V
9 OUT
BIT 1 24
BIT 2 23
BIT 3 22
BIT 4 21
BIT 5 20
BIT 6 19
BIT 7 18
BIT 8 17
BIT 9 16
+5V
Settling Time
Settling time is the time required for the output to settle to within
the specified error band for any input code transition. It is usually
specified for a full scale or major carry transition, settling to
within 0.50 LSB of final value.
Drift
Gain Drift - The change in full scale analog output over the
specified temperature range expressed in parts per million of full
scale range per °C (ppm of FSR/°C). Gain error is measured with
respect to +25°C at high (TH) and low (TL) temperatures. Gain
drift is calculated for both high (TH - +25°C) and low ranges
(+25°C - TL) by dividing the gain error by the respective change in
temperature. The specification is the larger of the two
representing worst case drift.
Offset Drift - The change in analog output with all bits OFF over
the specified temperature range expressed in parts per million of
full scale range per °C (ppm of FSR/°C). Offset error is
measured with respect to +25°C at high (TH) and low (TL)
temperatures. Offset drift is calculated for both high (TH - +25°C)
and low (+25°C - TL) ranges by dividing the offset error by the
respective change in temperature. The specification given is the
larger of the two, representing worst case drift.
10 10V SPAN BIT 10 15
11 20V SPAN BIT 11 14
12 PWR GND BIT 12 13
NOTE: Power Supply Levels are ±0.5V
3
FN4607.4
May 7, 2012
HS-565BRH, HS-565BEH
Power Supply Sensitivity
Power Supply Sensitivity is a measure of the change in gain and
offset of the D/A converter resulting from a change in -15V or
+15V supplies. It is specified under DC conditions and expressed
as parts per million of full scale range per percent of change in
power supply (ppm of FSR/%).
No Trim Operation
The HS-565BRH, HS-565BEH will perform as specified without
calibration adjustments. To operate without calibration,
substitute 50Ω resistors for the 100Ω trimming
potentiometers: In Figure 2 replace R2 with 50Ω; also remove
the network on pin 8 and connect 50Ω to ground. For bipolar
operation in Figure 3, replace R3 and R4 with 50Ω resistors.
Typical unipolar zero will be ±0.50 LSB plus the op amp offset.
The feedback capacitor C must be selected to minimize settling
time.
R4
100Ω
REF OUT
VCC
4
3
Compliance
Compliance Voltage is the maximum output voltage range that
can be tolerated and still maintain its specified accuracy.
Compliance Limit implies functional operation only and makes
no claims to accuracy.
Glitch
A glitch on the output of a D/A converter is a transient spike
resulting from unequal internal ON-OFF switching times. Worst
case glitches usually occur at half scale or the major carry code
transition from 011 . . . 1 to 100 . . . 0 or vice versa. For example,
if turn ON is greater than turn OFF for 011 . . . 1 to 100 . . . 0, an
intermediate state of 000 . . . 0 exists, such that, the output
momentarily glitches toward zero output. Matched switching
times and fast switching will reduce glitches considerably.
R3
100Ω
BIP.
OFF.
8
11
20V SPAN
HS-565BRH
+
-
10V
IREF
0.5mA
+
-
9.95k
DAC
IO
(4 x IREF
x CODE)
2.5k
5k
5k
10
10V SPAN
C
VO
6 19.95k
REF
IN
5
REF
GND
3.5k
3k
DAC
OUT
9
-
Applying the HS-565BRH and
HS-565BEH
OP AMP Selection
The HS-565BRH, HS-565BEH current output may be converted to
voltage using the standard connections shown in Figures 2 and 3.
The choice of operational amplifier should be reviewed for each
application, since a significant trade-off may be made between
speed and accuracy. Remember settling time for the
DAC-amplifier combination is:
D
A
where t
D
, t
A
are settling times for the DAC and amplifier.
100kΩ
R2
100Ω
REF OUT
VCC
4
3
HS-565BRH
+
-
10V
IREF
0.5mA
+
-
9.95k
DAC
IO
(4 x IREF
x CODE)
2.5k
5k
5k
10
BIP.
OFF.
8
11
20V SPAN
100Ω
+15V
R1
50kΩ
-15V
+
R (SEE
TABLE 1)
CODE
INPUT
7
-VEE
PWR
GND
24 . . . . . 13
MSB
LSB
FIGURE 3. BIPOLAR VOLTAGE OUTPUT
Calibration
Calibration provides the maximum accuracy from a converter by
adjusting its gain and offset errors to zero. For the HS-565BRH,
HS-565BEH, these adjustments are similar whether the current
output is used, or whether an external op amp is added to
convert this current to a voltage. Refer to Table 1 for the voltage
output case, along with Figure 2 or 3.
Calibration is a two step process for each of the five output
ranges shown in Table 1. First adjust the negative full scale (zero
for unipolar ranges). This is an offset adjust which translates the
output characteristic, i.e., affects each code by the same
amount.
Next adjust positive FS. This is a gain error adjustment, which
rotates the output characteristic about the negative FS value.
For the bipolar ranges, this approach leaves an error at the zero
code, whose maximum values is the same as for integral
nonlinearity error. In general, only two values of output may be
calibrated exactly; all others must tolerate some error. Choosing
the extreme end points (plus and minus full scale) minimizes this
distributed error for all other codes.
(
t
)
2
+
(
t
)
2
10V SPAN
C
VO
6
REF
IN
5
REF
GND
19.95k
3.5k
3k
DAC
OUT
9
-
+
R (SEE
TABLE 1)
CODE
INPUT
7
-VEE
PWR
GND
24 . . . . . 13
MSB
LSB
FIGURE 2. UNIPOLAR VOLTAGE OUTPUT
4
FN4607.4
May 7, 2012
HS-565BRH, HS-565BEH
Settling Time
This is a challenging measurement, in which the result depends
on the method chosen, the precision and quality of test
equipment and the operating configuration of the DAC (test
conditions). As a result, the different techniques in use by
converter manufacturers can lead to consistently different
results. An engineer should understand the advantage and
limitations of a given test method before using the specified
settling time as a basis for design.
The approach used for several years at Intersil calls for a strobed
comparator to sense final perturbations of the DAC output
waveform. This gives the LSB a reasonable magnitude (814mV)
for the HS-565BRH, HS-565BEH, which provides the comparator
with enough overdrive to establish an accurate
±0.50
LSB
window about the final settled value. Also, the required test
conditions simulate the DACs environment for a common
application - use in a successive approximation A/D converter.
Considerable experience has shown this to be a reliable and
repeatable way to measure settling time.
The usual specification is based on a 10V step, produced by
simultaneously switching all bits from off-to-on (tON) or on-to-off
(tOFF). The slower of the two cases is specified, as measured
from 50% of the digital input transition to the final entry within a
window of ±0.50 LSB about the settled value. Four
measurements characterize a given type of DAC:
(a)
(b)
(c)
(d)
tON, to final value +0.50 LSB
tON, to final value -0.50 LSB
tOFF, to final value +0.50 LSB
OFF, to final value -0.50 LSB
(Cases (b) and (c) may be eliminated unless the overshoot
exceeds 0.50 LSB). For example, refer to Figures 4A and 4B for
the measurement of case (d).
Procedure
As shown in Figure 4B, settling time equals tX plus the
comparator delay (tD = 15ns). To measure tX,
• Adjust the delay on generator number 2 for a tX of several
microseconds. This assures that the DAC output has settled to
its final wave.
• Switch on the LSB (+5V)
• Adjust the VLSB supply for 50% triggering at COMPARATOR
OUT. This is indicated by traces of equal brightness on the
oscilloscope display as shown in Figure 4B. Note DVM reading.
• Switch to LSB to Pulse (P)
• Readjust the VLSB supply for 50% triggering as before, and
note DVM reading. One LSB equals one tenth the difference in
the DVM readings noted above.
• Adjust the VLSB supply to reduce the DVM reading by 5 LSBs
(DVM reads 10X, so this sets the comparator to sense the final
settled value minus 0.50 LSB). Comparator output disappears.
• Reduce generator number 2 delay until comparator output
reappears, and adjust for “equal brightness”.
• Measure tX from scope as shown in Figure 4B. Settling time
equals tX + tD, i.e., tX + 15ns.
TABLE 1. OPERATING MODES AND CALIBRATION
CIRCUIT CONNECTIONS
MODE
Unipolar (See Figure 2)
OUTPUT
RANGE
0 to +10V
0 to +5V
Bipolar (See Figure 3)
±10V
±5V
±2.5V
PIN 10
TO
VO
VO
NC
PIN 11
TO
Pin 10
Pin 9
VO
RESISTOR
(R)
1.43k
1.1k
1.69k
APPLY
INPUT CODE
All 0’s
All 1’s
All 0’s
All 1’s
All 0’s
All 1’s
All 0’s
All 1’s
All 0’s
All 1’s
CALIBRATION
ADJUST
R1
R2
R1
R2
R3
R4
R3
R4
R3
R4
TO SET VO
0V
+9.99756V
0V
+4.99878V
-10V
+9.99512V
-5V
+4.99756V
-2.5V
+2.49878V
VO
VO
Pin 10
Pin 9
1.43k
1.1k
5
FN4607.4
May 7, 2012
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
