电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCPL-7720-020E

产品描述1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 25 Mbps
产品类别光电子/LED    光电   
文件大小245KB,共18页
制造商AVAGO
官网地址http://www.avagotech.com/
标准
下载文档 详细参数 全文预览

HCPL-7720-020E在线购买

供应商 器件名称 价格 最低购买 库存  
HCPL-7720-020E - - 点击查看 点击购买

HCPL-7720-020E概述

1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 25 Mbps

1 通道 逻辑输出光电耦合器, 25 Mbps

HCPL-7720-020E规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称AVAGO
包装说明0.300 INCH, ROHS COMPLIANT, DIP-8
Reach Compliance Codecompli
ECCN代码EAR99
Factory Lead Time26 weeks
其他特性UL RECOGNIZED, VDE APPROVED
配置COMPLEX
标称数据速率25 MBps
最大正向电流0.00001 A
最大绝缘电压5000 V
JESD-609代码e3
安装特点THROUGH HOLE MOUNT
元件数量1
最大通态电流0.01 A
最高工作温度85 °C
最低工作温度-40 °C
光电设备类型LOGIC IC OUTPUT OPTOCOUPLER
标称响应时间4e-8 ns
最小供电电压4.5 V
标称供电电压5.5 V
表面贴装NO
端子面层Matte Tin (Sn)

文档预览

下载PDF文档
HCPL-0720, HCPL-7720, HCPL-0721 and HCPL-7721
40 ns Propagation Delay, CMOS Optocoupler
Data Sheet
Lead (Pb) Free
RoHS 6 fully
compliant
RoHS 6 fully compliant options available;
-xxxE denotes a lead-free product
Description
Available in either an 8-pin DIP or SO-8 package style
respectively, the HCPL-772X or HCPL-072X optocouplers
utilize the latest CMOS IC technology to achieve out-
standing performance with very low power consump-
tion. The HCPL-772X/072X require only two bypass ca-
pacitors for complete CMOS compatability.
Basic building blocks of the HCPL-772X/072X are a CMOS
LED driver IC, a high speed LED and a CMOS detector
IC. A CMOS logic input signal controls the LED driver IC
which supplies current to the LED. The detector IC incor-
porates an integrated photodiode, a high-speed tran-
simpedance amplifier, and a voltage comparator with an
output driver.
Features
+5 V CMOS compatibility
20 ns maximum prop. delay skew
High speed: 25 MBd
40 ns max. prop. delay
10 kV/µs minimum common mode rejection
–40 to 85°C temperature range
Safety and regulatory approvals
UL recognized
– 3750 V
rms
for 1 min. per UL 1577
– 5000 V
rms
for 1 min. per UL 1577
(for HCPL-772X option 020)
CSA component acceptance notice #5
IEC/EN/DIN EN 60747-5-5
– V
IORM
= 630 V
peak
for HCPL-772X option 060
– V
IORM
= 567 V
peak
for HCPL-072X option 060
Functional Diagram
**V
DD1
V
I
1
8
V
DD2
**
NC*
TRUTH TABLE
(POSITIVE LOGIC)
V
I
, INPUT
H
L
LED1
O
2
I
O
LED1
7
fieldbus
OFF
Digital
H
ON
bus, SDS
L
Applications
V , OUTPUT
isolation: CC-Link, DeviceNet, Profi-
*
3
6
V
O
GND
1
4
SHIELD
5
GND
2
AC plasma display panel level shifting
Multiplexed data transmission
Computer peripheral interface
Microprocessor system interface
Pin 3 is the anode of the internal LED and must be left unconnected
for guaranteed data sheet performance. Pin 7 is not connected
internally.
** A 0.1
µF
bypass capacitor must be connected between pins 1 and
4, and 5 and 8.
*
TRUTH TABLE
POSITIVE LOGIC
V
I
H
L
LED1
OFF
ON
V
o
OUTPUT
H
L
CAUTION: It is advised that normal static precautions be taken in handling and assembly
of this component to prevent damage and/or degradation which may be induced by ESD.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 846  568  2551  1275  1148  29  50  44  35  56 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved