Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> L-FW323-07-NV129-DT

文档预览

L-FW323-07-NV129-DT: 产品描述Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PBGA129, ROHS COMPLIANT, VTFSBGAC-129; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小932KB，共80页; 制造商Broadcom(博通); 标准

下载文档详细参数选型对比全文预览

L-FW323-07-NV129-DT概述

Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PBGA129, ROHS COMPLIANT, VTFSBGAC-129

L-FW323-07-NV129-DT规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Broadcom(博通)
包装说明	VFBGA, BGA129,13X13,20
Reach Compliance Code	compliant
地址总线宽度
边界扫描	NO
最大时钟频率	24.578 MHz
通信协议	ASYNC, BIT
最大数据传输速率	50 MBps
外部数据总线宽度
JESD-30 代码	S-PBGA-B129
JESD-609代码	e1
长度	7 mm
低功率模式	YES
串行 I/O 数	2
端子数量	129
最高工作温度	70 °C
最低工作温度
封装主体材料	PLASTIC/EPOXY
封装代码	VFBGA
封装等效代码	BGA129,13X13,20
封装形状	SQUARE
封装形式	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）	260
电源	3.3 V
认证状态	Not Qualified
座面最大高度	0.98 mm
最大供电电压	3.6 V
最小供电电压	3 V
标称供电电压	3.3 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	TIN SILVER COPPER
端子形式	BALL
端子节距	0.5 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	40
宽度	7 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

文档预览

下载PDF文档

全文
预览

Data Sheet

September 2006

™

FW323 07 NV129 1394a

PCI PHY/Link Open Host Controller Interface

1 Features

129-ball VTFSBGA lead-free package.

1394a-2000 OHCI link and PHY core function in a

single device:

— Single-chip link and PHY enable smaller, sim-

pler, more efficient motherboard and add-in card

designs.

— Compatibility with current

Microsoft Windows

drivers and common applications.

— Interoperability with existing, as well as older,

1394 consumer electronics and peripherals

products.

— Support low-power system designs (CMOS

implementation and power management fea-

tures).

— LPS, LKON, and CNA outputs to support legacy

power management implementations.

OHCI:

— Complies with the

1394 OHCI 1.1 Specification.

— OHCI 1.0 backwards compatible: configurable

via PCI bus commands to operate in either

OHCI 1.0 or OHCI 1.1 mode.

— Listed on

Windows

hardware compatibility list

http://testedproducts.windowsmarketplace.com/.

— Compatible with

Microsoft Windows

and

MacOS

operating systems.

— 4 Kbyte isochronous transmit FIFO.

— 2 Kbyte asynchronous transmit FIFO.

— 4 Kbyte isochronous receive FIFO.

— 2 Kbyte asynchronous receive FIFO.

— Dedicated asynchronous and isochronous

descriptor-based DMA engines.

— Eight isochronous transmit/receive contexts.

— Prefetches isochronous transmit data.

— Supports posted write transactions.

— Supports parallel processing of incoming physi-

cal read and write requests.

— May be used without an EEPROM when the

system BIOS is programmed with the EEPROM

contents.

1394a-2000 PHY core:

— Compliant with

IEEE

1394a-2000, Standard

for a High Performance Serial Bus.

— Provides three fully compliant cable ports, each

supporting 400 Mbits/s, 200 Mbits/s, and

100 Mbits/s traffic.

— Does not require external filter capacitor for

PLL.

— Supports link-on as a part of the internal

PHY core-link interface.

— Supports arbitrated short bus reset to improve

utilization of the bus.

— Supports multispeed packet concatenation.

— Supports PHY pinging and remote PHY access

packets.

— Reports cable power fail interrupt when voltage

at CPS pin falls below 7.5 V.

PCI:

— Revision 2.3 compliant.

— 33 MHz/32-bit operation.

— Programmable burst size thresholds for PCI

data transfer.

— Supports optimized memory read line, memory

read multiple, and memory write invalidate burst

commands.

— Supports

PCI Bus Power Management Interface

Specification

v.1.1.

— Supports CLKRUN# protocol per PCI Mobile

Design Guide.

— Supports

Mini PCI Specification

v1.0, including

Mini PCI

power requirements.

— CardBus support per PC card standard

release 8.0, including 128 bytes of on-chip tuple

memory.

1.1 Other Features

CMOS process

3.3 V operation, 5 V tolerant inputs

C serial ROM interface

FW323 07 NV129 1394a

PCI PHY/Link Open Host Controller Interface

Data Sheet

September 2006

Table of Contents

Contents

Page

1 Features ....................................................................................................................................................................... 1

1.1 Other Features ................................................................................................................................................... 1

2 FW323 07 NV129 Functional Overview ....................................................................................................................... 7

3 FW323 07 NV129 Functional Description .................................................................................................................... 7

3.1 PCI Core ............................................................................................................................................................ 8

3.2 OHCI Data Transfer ........................................................................................................................................... 9

3.3 OHCI Isochronous Data Transfer ...................................................................................................................... 9

3.4 Isochronous Register Access ............................................................................................................................ 9

3.5 OHCI Asynchronous Data Transfer ................................................................................................................. 10

3.6 Asynchronous Register Access ....................................................................................................................... 10

3.7 Link Core .......................................................................................................................................................... 12

3.8 PHY/Link Interface ........................................................................................................................................... 14

3.9 PHY Core ......................................................................................................................................................... 14

4 Ball Information .......................................................................................................................................................... 16

5 Internal Registers ....................................................................................................................................................... 22

5.1 PCI Configuration Registers ............................................................................................................................ 22

5.2 Vendor ID Register .......................................................................................................................................... 23

5.3 Device ID Register ........................................................................................................................................... 23

5.4 PCI Command Register ................................................................................................................................... 24

5.5 PCI Status Register ......................................................................................................................................... 25

5.6 Class Code and Revision ID Registers ............................................................................................................ 26

5.7 Latency Timer and Cache Line Size Register .................................................................................................. 26

5.8 Header Type and BIST Register ...................................................................................................................... 27

5.9 OHCI Base Address Register .......................................................................................................................... 27

5.10 PCI Subsystem Identification Register ........................................................................................................... 28

5.11 PCI Power Management Capabilities Pointer Register ................................................................................. 28

5.12 Interrupt Line and Pin Register ...................................................................................................................... 28

5.13 MIN_GNT and MAX_LAT Register ................................................................................................................ 29

5.14 PCI OHCI Control Register ............................................................................................................................ 29

5.15 Capability ID and Next Item Pointer Register ................................................................................................ 30

5.16 Power Management Capabilities Register ..................................................................................................... 31

5.17 Power Management Control and Status Register .......................................................................................... 32

5.18 Power Management CSR PCI-to-PCI Bridge Support Extensions ................................................................ 33

5.19 Power Management Data .............................................................................................................................. 33

5.20 OHCI Registers .............................................................................................................................................. 34

5.21 OHCI Version Register .................................................................................................................................. 37

5.22 Asynchronous Transmit Retries Register ...................................................................................................... 37

5.23 CSR Data Register ........................................................................................................................................ 38

5.24 CSR Compare Register ................................................................................................................................. 38

5.25 CSR Control Register .................................................................................................................................... 38

5.26 Configuration ROM Header Register ............................................................................................................. 39

5.27 Bus Identification Register ............................................................................................................................. 39

5.28 Bus Options Register ..................................................................................................................................... 40

5.29 GUID High Register ....................................................................................................................................... 40

5.30 GUID Low Register ........................................................................................................................................ 41

5.31 Configuration ROM Mapping Register ........................................................................................................... 41

5.32 Posted Write Address Low Register .............................................................................................................. 41

5.33 Posted Write Address High Register ............................................................................................................. 42

5.34 Vendor ID Register ........................................................................................................................................ 42

5.35 Host Controller Control Register .................................................................................................................... 42

5.36 SelfID Buffer Pointer Register ........................................................................................................................ 44

5.37 SelfID Count Register .................................................................................................................................... 44

5.38 Isochronous Receive Multiple Channel Mask High (IRMultiChanMaskHi) Register ...................................... 45

5.39 Isochronous Receive Multiple Channel Mask Low (IRMultiChanMaskLo) Register ...................................... 45

Agere Systems Inc.

Data Sheet

September 2006

FW323 07 NV129 1394a

PCI PHY/Link Open Host Controller Interface

Table of Contents

(continued)

Contents

Page

5.40 Interrupt Event (IntEvent) Register ................................................................................................................. 45

5.41 Interrupt Mask (IntMask) Register .................................................................................................................. 48

5.42 Isochronous Transmit Interrupt Event (isoXmitIntMask) Register .................................................................. 49

5.43 Isochronous Transmit Interrupt Mask (isoXmitIntMask) Register ................................................................... 50

5.44 Isochronous Receive Interrupt Event (isoRecvIntEvent) Register ................................................................. 50

5.45 Isochronous Receive Interrupt Mask (isoRecvIntMask) Register ................................................................... 51

5.46 Fairness Control Register ............................................................................................................................... 51

5.47 Link Control Register ...................................................................................................................................... 52

5.48 Node Identification Register ........................................................................................................................... 53

5.49 PHY Core Layer Control Register .................................................................................................................. 54

5.50 Isochronous Cycle Timer Register ................................................................................................................. 54

5.51 Asynchronous Request Filter High Register .................................................................................................. 55

5.52 Asynchronous Request Filter Low Register ................................................................................................... 55

5.53 Physical Request Filter High Register ............................................................................................................ 56

5.54 Physical Request Filter Low Register ............................................................................................................. 56

5.55 Asynchronous Context Control Register ........................................................................................................ 57

5.56 Asynchronous Context Command Pointer Register ....................................................................................... 58

5.57 Isochronous Transmit Context Control (IT DMA ContextControl) Register .................................................... 58

5.58 Isochronous Transmit Context Command Pointer Register ........................................................................... 59

5.59 Isochronous Receive Context Control (IR DMA ContextControl) Register .................................................... 60

5.60 Isochronous Receive Context Command Pointer Register ............................................................................ 61

5.61 Isochronous Receive Context Match (IR DMA ContextMatch) Register ........................................................ 62

5.62 FW323 Vendor-Specific Registers ................................................................................................................. 63

5.63 Isochronous DMA Control .............................................................................................................................. 63

5.64 Asynchronous DMA Control ........................................................................................................................... 64

5.65 Link Options ................................................................................................................................................... 65

6 Internal Register Configuration .................................................................................................................................. 66

6.1 PHY Core Register Map ................................................................................................................................... 66

6.2 PHY Core Register Fields ................................................................................................................................ 66

7 Crystal Selection Considerations ............................................................................................................................... 70

7.1 Load Capacitance ............................................................................................................................................ 70

7.2 Adjustment to Crystal Loading ......................................................................................................................... 71

7.3 Crystal/Board Layout ........................................................................................................................................ 71

8 NAND Tree Testing .................................................................................................................................................... 71

9 Solder Reflow and Handling ....................................................................................................................................... 74

10 Absolute Maximum Voltage/Temperature Ratings ................................................................................................... 74

11 Electrical Characteristics .......................................................................................................................................... 75

12 Timing Characteristics .............................................................................................................................................. 77

13 Outline Diagram ....................................................................................................................................................... 78

13.4 129-Ball VTFSBGAC ...................................................................................................................................... 78

14 Ordering Information ................................................................................................................................................ 79

Agere Systems Inc.

Data Sheet

September 2006

FW323 07 NV129 1394a

PCI PHY/Link Open Host Controller Interface

List of Tables

Table

Page

Table 1. Cable Ports ..............................................................................................................................................17

Table 2. PCI Signals ..............................................................................................................................................18

Table 3. Test, Reset, Clock, and Configuration Signals .........................................................................................19

Table 4. Power Signals ..........................................................................................................................................21

Table 5. Bit-Field Access Tag Description .............................................................................................................22

Table 6. PCI Configuration Register Map ..............................................................................................................22

Table 7. PCI Command Register Description ........................................................................................................24

Table 8. PCI Status Register ..................................................................................................................................25

Table 9. Class Code and Revision ID Register Description ...................................................................................26

Table 10. Latency Timer and Class Cache Line Size Register Description ...........................................................26

Table 11. Header Type and BIST Register Description .........................................................................................27

Table 12. OHCI Base Address Register Description .............................................................................................27

Table 13. PCI Subsystem Identification Register Description ................................................................................28

Table 14. Interrupt Line and Pin Register Description ...........................................................................................28

Table 15. MIN_GNT and MAX_LAT Register Description .....................................................................................29

Table 16. PCI OHCI Control Register Description .................................................................................................29

Table 17. Capability ID and Next Item Pointer Register Description ......................................................................30

Table 18. Power Management Capabilities Register Description ..........................................................................31

Table 19. Power Management Control and Status Register Description ...............................................................32

Table 20. Power Management Data Register Description .....................................................................................33

Table 21. OHCI Register Map ................................................................................................................................34

Table 22. OHCI Version Register Description ........................................................................................................37

Table 23. Asynchronous Transmit Retries Register Description ............................................................................37

Table 24. CSR Data Register Description ..............................................................................................................38

Table 25. CSR Compare Register Description ......................................................................................................38

Table 26. CSR Control Register Description ..........................................................................................................38

Table 27. Configuration ROM Header Register Description ..................................................................................39

Table 28. Bus Identification Register Description ..................................................................................................39

Table 29. Bus Options Register Description ..........................................................................................................40

Table 30. GUID High Register Description ............................................................................................................40

Table 31. GUID Low Register Description .............................................................................................................41

Table 32. Configuration ROM Mapping Register Description ................................................................................41

Table 33. Posted Write Address Low Register Description ...................................................................................41

Table 34. Posted Write Address High Register Description ...................................................................................42

Table 35. Vendor ID Register Description ..............................................................................................................42

Table 36. Host Controller Control Register Description .........................................................................................42

Table 37. SelfID Buffer Pointer Register Description .............................................................................................44

Table 38. SelfID Count Register Description .........................................................................................................44

Table 39. Isochronous Receive Channel Mask High Register Description ............................................................45

Table 40. Isochronous Receive Channel Mask Low Register Description .............................................................45

Table 41. Interrupt Event Register Description ......................................................................................................46

Table 42. Interrupt Mask Register Description .......................................................................................................48

Table 43. Isochronous Transmit Interrupt Event Register Description ...................................................................49

Table 44. Isochronous Transmit Interrupt Event Description .................................................................................50

Table 45. Isochronous Receive Interrupt Event Description ..................................................................................50

Table 46. Fairness Control Register Description ...................................................................................................51

Table 47. Link Control Register Description ...........................................................................................................52

Table 48. Node Identification Register Description ................................................................................................53

Table 49. PHY Core Layer Control Register Description .......................................................................................54

Table 50. Isochronous Cycle Timer Register Description ......................................................................................54

Table 51. Asynchronous Request Filter High Register Description .......................................................................55

Agere Systems Inc.

L-FW323-07-NV129-DT相似产品对比

	L-FW323-07-NV129-DT	L-FW323-07-NV129-DB
描述	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PBGA129, ROHS COMPLIANT, VTFSBGAC-129	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PBGA129, ROHS COMPLIANT, VTFSBGAC-129
是否Rohs认证	符合	符合
厂商名称	Broadcom(博通)	Broadcom(博通)
包装说明	VFBGA, BGA129,13X13,20	VFBGA, BGA129,13X13,20
Reach Compliance Code	compliant	compliant
边界扫描	NO	NO
最大时钟频率	24.578 MHz	24.578 MHz
通信协议	ASYNC, BIT	ASYNC, BIT
最大数据传输速率	50 MBps	50 MBps
JESD-30 代码	S-PBGA-B129	S-PBGA-B129
JESD-609代码	e1	e1
长度	7 mm	7 mm
低功率模式	YES	YES
串行 I/O 数	2	2
端子数量	129	129
最高工作温度	70 °C	70 °C
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	VFBGA	VFBGA
封装等效代码	BGA129,13X13,20	BGA129,13X13,20
封装形状	SQUARE	SQUARE
封装形式	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）	260	260
电源	3.3 V	3.3 V
认证状态	Not Qualified	Not Qualified
座面最大高度	0.98 mm	0.98 mm
最大供电电压	3.6 V	3.6 V
最小供电电压	3 V	3 V
标称供电电压	3.3 V	3.3 V
表面贴装	YES	YES
技术	CMOS	CMOS
温度等级	COMMERCIAL	COMMERCIAL
端子面层	TIN SILVER COPPER	TIN SILVER COPPER
端子形式	BALL	BALL
端子节距	0.5 mm	0.5 mm
端子位置	BOTTOM	BOTTOM
处于峰值回流温度下的最长时间	40	40
宽度	7 mm	7 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

推荐资源

线路板PCB加工特殊制程: 　　1、Additive Process 加成法指非导体的PCB基板表面，在另加阻剂的协助下，以化学铜层进行局部导体线路的直接生长制程(详见电路板信息杂志第 47 期 P.62)。电路板所用的加成法又可分为全加成 ......; ESD技术咨询 PCB设计

TCI6638芯片 core4~core7调用CSL_chipReadReg()函数读取核号失败: 求助大神：芯片：TCI6638K2K 问题：调用函数CSL_chipReadReg(CSL_CHIP_DNUM)读取核号失败，程序跑飞描述：使用仿真器下载代码，core0~core7均可正确读取，使用PCIE下载out文件方式， ......; haikewanwan DSP 与 ARM 处理器

高斯分布序列，有符号数如何转换成无符号数: 大家好！用MATLAB生成了均值为0，方差为1的高斯分布序列，长500.需要按要求写入某器件中，该器件的输入应为8位无符号二进制数大小，就是十进制的0到255.现在高斯分布有正有负，这些负数如何处 ......; 1301120345 ARM技术

晒WEBENCH设计的过程+WEBENCH指导下的热电偶传感器设计方案（6）: webench在线设计软件中有专门针对传感器的放大及ADC设计方案。在webench中传感器的种类包括压力传感器，热电偶传感器，光二极管，温度传感器，医疗应用的ECG，以及各类传感器对应的模拟前端。 ......; 地瓜patch 模拟与混合信号

初识易电源——聊聊你眼中的易电源！: 活动名称：初识易电源——聊聊你眼中的易电源！活动时间：2012年06月26日-07月08日如何参与？ 1、下载、学习TI易电源参考资料。 2、并跟帖进行讨论： 1) 围绕易电源的特点、电路原理 ......; EEWORLD社区模拟与混合信号

STM32F103RBT6的调试口PA14PA15能否用作普通的IO口: 是否如下关闭SWJ后,就可按普通IO口配置PA14,PA15就可以了? // SWJ 禁止 GPIO_PinRemapConfig(GPIO_Remap_SWJ_Disable, ENABLE);...; fuqing5542 stm32/stm8

基于STM32单片机的简单红外循迹的实现

此次红外循迹是我在做毕设过程无意中实现的，所有有些地方不够精确完美，还请各位友友们多多指点校正。这篇博客也是小弟第一篇博客，小弟不才，文笔不怎么行，可能有些语句不太通顺的地方，只能让各位将就一下了。那么接下来就进入正题吧。一、硬件选择 ①首先我们需要一个单片机开发板，在这里我使用的是STM32F103RCT6型号的单片机，这个大家也可以自己买其他的类型；②然后就是电机和电机驱动模块，市面上...[详细]
机器视觉如何选择/设计视觉光源照明方案

机器视觉系统的核心是图像的采集和处理。所有信息均来源于图像，图像的质量对整个视觉系统极为关键。一幅好的图像可以提高整个系统的稳定性，从而大大降低图像处理算法的难度，同时提高系统的精度和可靠性。一幅好的图像应该具备如下条件：对比度：对比度明显，目标与背景的边界对比清晰，要求目标与背景灰度值至少相差30以上；均匀性：要求图片整体亮度均匀，或整体不均匀但灰度差不影响图像处理；真实...[详细]
AI造车第一车企，造出全球首个AI座舱

如果说汽车的终极形态是硅基生命体，那么在智能驾驶领域，它已经逐渐具备了「老司机」的样貌；而在智能座舱领域，它同样需要像一个人，甚至像一个「老朋友」。这是 AI 类人化演进的必然结果。从 DeepSeek 到 Manus，大模型的突破不断释放出深度思考、逻辑推理和执行决策的能力。而这些能力，唯有在智能座舱这一超级应用场景中，才能得到充分落地与扩展。在吉利发布的 Flyme Aut...[详细]
目前电动汽车还存在哪些方面的安全隐患

随着购买新能源车型的消费者越来越多，电动车的安全性也成为了大家的焦点。尤其是在一系列电动车自燃事件之后，安全性这个话题也被推到了风口浪尖。那么电动车在电池方面存在着哪些隐患呢？一、冷却系统，新能源车型尤其是纯电动车型，是依靠电能作为补给。但电能并没有流入的冷却系统，所以在高温的条件下，电动车极容易发生自燃的事故。即便是现在很多新能源车型采用了水冷，但安全隐患依然存在。二、挤压碰撞，电...[详细]
“速度与激情“高清监控下双码流回放技术

今天的安防行业，已经进入所谓的大联网时代。许多企业特别是金融机构都已经建立了多级视频监控联网平台。利用遍布全国的网络，金融机构的总部可以随时调用各分支机构的监控录像。然而，在现实应用中，由于带宽的限制，许多企业在进行高清监控的情况下，就无法满足低网速下的远程调用需求。“速度与激情”在中国的安防行业似乎无法兼顾。鉴于这种情况，蓝色星际在国内率先推出了“双码流回放技术”，这种技术可实时导出高、低分辨...[详细]
苹果首款折叠 iPhone 曝料：配自研 C2 基带芯片

8 月 25 日消息，彭博社的马克・古尔曼昨日（8 月 24 日）发布博文，曝料称苹果将于 2026 年推出其首款折叠手机（下文简称 iPhone Fold），一方面会明显减少屏幕折痕，另一方面将搭载其自研的 C2 基带芯片，并采用无 SIM 卡设计、Touch ID 解锁，测试机有黑、白两色。苹果为尽量减少折痕的视觉影响，决定将屏幕触控感应层由 on-cell 技术改为 in-cell 技术...[详细]
基于8051内核的远程直流电源监控系统设计

1 Introduction In the mid-1960s, American scientist Maas conducted extensive experimental research on the charging process of open-cell batteries and proposed an acceptable charging curve for ...[详细]
超拟人Eva上车，吉利要把汽车变成具身智能生命体！

2025年的汽车行业，正在迎来一场彻底的智能化洗牌。吉利在AI座舱领域想要做出变革：今后吉利的产品线中，将不存在不具备AI能力的传统智能座舱。这是一次“先破后立”。如何做到？吉利给出的答案是“全域AI”，并以此搭建了行业首个五层原生AI座舱架构。在这个架构中，硬件不再只是算力的堆砌，而是与大模型、情感计算、智能体生态深度融合，最终形成一个会思考、能理解、可陪伴的具身智能生命体。...[详细]
单片机开发过程中遇到的关于串口的若干问题

最近做了一个项目，涉及到了串口，本来以为像串口这种经常使用的通讯方式，开发起来应该是很简单的，不说易如反掌，至少也不应该在一个问题上卡壳太久。说到底还是自己经验不足，还得多多学习才是！该项目是使用CubeMX生成的初始化代码，在配置串口的时候我格外小心，该配置的都配置了，但是生成代码后烧到单片机中，却发现串口接收数据出现问题，只能接收到一次数据，后面无论如何都接收不到了。但是我已经在串口初...[详细]
因承诺额外投资：消息称美国政府不计划取得台积电、美光股权

8 月 22 日消息，《华尔街日报》当地时间 21 日报道称，美国新一届政府不计划取得半导体晶圆代工巨头台积电和三大存储原厂之一美光的股权，因为这两家此前获得《CHIPS》法案补贴的企业均承诺了在美额外投资。美国商务部长卢特尼克本周早些时候表示，美国政府计划取得英特尔约 10% 的股权，并考虑将这一“补贴转股”模式扩大到其它半导体企业上。不过一位不愿透露姓名的政府官员表示，只有那些未承诺追加投...[详细]
STM32-电源控制、低功耗模式

STM32的电源控制 STM32的电源框图 STM32的工作电压（VDD）为2.0～3.6V。通过内置的电压调节器提供所需的1.8V电源。当主电源VDD掉电后，通过VBAT脚为实时时钟(RTC)和备份寄存器提供电源。下面是STM32的电源框图：注意：框图中的VDDA和VSSA必须分别联到VDD和VSS。独立的A/D转换器供电和参考电压为了提高转换的精确度，ADC使用一个独立的...[详细]
采用 GaN 的 Cyclo 转换器如何帮助优化微型逆变器和便携式电源设计

1. 简介微型逆变器中的功率转换系统通常采用两级式设计，如图 1-1 所示。图 1-1. 微型逆变器两级拓扑在这种方案中，首先是一个直流/直流级（反激式或推挽式升压级），然后是另一个交流/直流级（自换向交流/直流或图腾柱 PFC），将光伏电池板提供的直流电转换为通常在 400VDC 左右的临时直流总线。然后，根据国家或地区的电网情况，将直流总线转换为交流电压 (110VAC...[详细]
在选择电动汽车时需要注意哪方面的细节

纯电动汽车，在近几年来有着极其迅猛的发展，至如今，不少消费者在选车买车时，都会将纯电动车型列入到自己的备选名单中。但你知道怎么选购一款满意且安全的纯电动汽车吗？什么样的纯电动汽车最值得选购？文章里告诉你答案。机械素质是许多消费者选择纯电动汽车所关注的第一要素，这其中包含有充电时长、充电功率、电动机输出功率以及至为重要的续航里程等。在这一系列的因素里，续航里程是需要着重关注的一个，续航里程的...[详细]
优必选公布机器人自体换电相关专利

近日，优必选“机器人自体换电结构、装置及方法”专利公布。企查查专利摘要显示，机器人自体换电结构包括机器人主体、末端执行器和至少两个电池单元，机器人主体包括骨架结构以及设置于骨架结构的第一卡接组件，第一卡接组件包括配合抵压末端执行器的第一反馈部以及配合将电池单元卡接于骨架结构的第一卡接部，电池单元包括电池本体以及连接板，连接板的端侧设置有第二卡接组件。第二卡接组件包括滑动架以及弹性部，...[详细]
主流的机器视觉技术盘点

视觉是人类最敏感、最直接的感知方式，在不进行实际接触的情况下，视觉感知可以使得我们获取周围环境的诸多信息。由于生物视觉系统非常复杂，目前还不能使得某一机器系统完全具备这一强大的视觉感知能力。当下，机器视觉的目标，即构建一个在可控环境中处理特定任务的机器视觉系统。由于工业中的视觉环境可控，并且处理任务特定，所以现如今大部分的机器视觉被应用在工业当中。人类视觉感知是通过眼睛视网膜的椎体和杆...[详细]

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多