DATA SHEET
AZ10E111
AZ100E111
FEATURES
•
•
•
•
•
•
•
•
•
Low Skew
Guaranteed Skew Spec
Differential Design
Enable
V
BB
Output
Extended 100E V
EE
Range of -4.2V to -5.46V
75kΩ Internal Input Pulldown Resistors
Direct Replacement for Motorola MC10EL111 & MC100EL111
Manufactured Under License By Lucent Technologies
ARIZONA MICROTEK, INC.
1:9 Differential Clock Driver
PACKAGE AVAILABILITY
SUFFIX
FN
DESCRIPTION
Plastic 28 PLCC
DESCRIPTION
The AZ10E/100E111 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. It
accepts one signal input, which can be either differential or single-ended if the VBB output is used. The signal is
fanned-out to 9 identical differential outputs. An Enable input is also provided. A HIGH disables the device by
forcing all Q outputs LOW and all QN outputs HIGH.
The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design
and layout serve to minimize gate-to-gate skew within-device, and empirical modeling is used to determine process
control limits that ensure consistent t
pd
distributions from lot-to-lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met, both sides of the differential output must be terminated
into 50Ω , even if only one side is used. In most applications all nine differential pairs will be used and therefore
terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs
on the same package side (i.e. sharing the same V
CCO
) as the pair(s) being used on that side, in order to maintain
minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20ps)
of the output(s) being used which, while not being catastrophic to most designs, will mean a loss of skew margin.
Q0
Q0N
Q1
VCCO
Q1N
Q2
Q2N
25
VEE
ENN
26
24
23
22
21
20
19
18
17
LOGIC SYMBOL
Q3
Q0
27
Q3N
QON
Q1
Q1N
Q2
Q2N
IN
INN
Q3
Q3N
Q4
Q4N
Q5
Q5N
Q6
Q6N
Q7
Q7N
Q8
Q8N
IN
28
16
Q4
VCC
1
Pinout: 28-Lead PLCC
(Top View)
15
VCCO
INN
2
14
Q4N
VBB
3
13
Q5
NC
4
12
Q5N
5
6
7
8
9
10
11
ENN
Q8N
Q8
Q7N
VCCO
Q7
Q6N
Q6
PIN DESCRIPTION
PIN
IN, INN
ENN
Q
0
, Q
0
N-Q
8
N,
Q
8
FUNCTION
Differential Input Pair
Enable
Differential Outputs
V
BB
Output
VBB
6/99
AZ10E111
AZ100E111
DC Characteristics
(V
EE
= 10E(-4.94V to -5.46V),100E(-4.2V to -5.46V); V
CC
= V
CCO
= GND)
-40°
C
0°
C
25°
C
85°
C
Characteristic
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
Reference Voltage 10E
-1.43
-1.30 -1.38
-1.27 -1.35
-1.25 -1.31
-1.19
V
BB
V
100E
-1.38
-1.26 -1.38
-1.26 -1.38
-1.26 -1.38
-1.26
Input HIGH Current
150
150
150
150
I
IH
µA
Power Supply
10E
48
60
48
60
48
60
48
60
I
EE
mA
Current
100E
48
60
48
60
48
60
55
69
V
PP
(DC)
Input Sensitivity
50
50
50
50
mV
V
CMR
Common Mode Range
-1.6
-0.4
-1.6
-0.4
-1.6
-0.4
-1.6
-0.4
V
1.
Differential input voltage required to obtain a full ECL swing on the outputs.
2.
V
CMR
is defined as the range within which the V
IH
level may vary, with the device still meeting the propagation delay specification. The V
IL
level must
be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to V
PP
(min).
Symbol
Cond
1
2
AC Characteristics
(V
EE
= 10E(-4.94V to -5.46V),100E(-4.2V to -5.46V); V
CC
= V
CCO
= GND)
Characteristic
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Propagation Delay
t
PLH
to Output
IN (Diff)
380
680
460
560
480
580
510
610
t
PHL
IN (SE)
280
780
410
610
430
630
460
660
ps
Enable
400
900
450
850
450
850
450
850
Disable
400
900
450
850
450
850
450
850
t
S
Setup Time ENN to IN
250
0
200
0
200
0
200
0
ps
t
h
Hold Time IN to ENN
50
-200
0
-200
0
-200
0
-200
ps
t
R
Release Time ENN to IN
350
100
300
100
300
100
300
100
ps
t
skew
Within-Device Skew
25
75
25
50
25
50
25
50
ps
V
PP
(AC)
Minimum Input Swing
250
250
250
250
mV
t
r
/ t
f
Rise/Fall Time
250
450
650
275
375
600
275
375
600
275
375
600
ps
1.
The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the
differential output signals.
2.
The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
3.
Enable is defined as the propagation delay from the 50% point of a
negative
transition on ENN to the 50% point of a
positive
transition on Q (or a
negative transition on QN). Disable is defined as the propagation delay from the 50% point of a
positive
transition on ENN to the 50% point of a
negative
transition on Q (or a positive transition on QN).
4.
The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
5.
The setup time is the minimum time that ENN must be asserted prior to the next transition of IN/INN to prevent an output response greater than
±75
mV to that IN/INN transition (see Figure 1).
6.
The hold time is the minimum time that ENN must remain asserted after a negative going IN or a positive going INN to prevent an output response
greater than
±75
mV to that IN/INN transition (see Figure 2).
7.
The release time is the minimum time that ENN must be deasserted prior to the next IN/INN transition to ensure an output response that meets the
specified IN to Q propagation delay and output transition times (see Figure 3).
8.
V
PP
(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The V
PP
(min) is AC limited for
the E111, as a differential input as low as 50 mV will still produce full ECL levels at the output.
Symbol
-40°
C
Typ
0°
C
Typ
25°
C
Typ
85°
C
Typ
Cond
1
2
3
3
5
6
7
4
8
ARIZONA MICROTEK, INC
.
225 E. FIRST ST., SUITE 107
•
MESA, AZ 85201-6700
•
(480) 962-5881
•
FAX (480) 890-2541
http://www.azmicrotek.com
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
